中图分类号：TN92
文献标志码：A
DOI: 10.16157/j.issn.0258-7998.223229
中文引用格式：黄沛昱，高磊，宋佳波. 基于自动编译码器的端到端无线通信系统FPGA实现[J]. 电子技术应用，2023，49(5)：105-110.
英文引用格式：Huang Peiyu，Gao Lei，Song Jiabo. FPGA implementation of end-to-end wireless communication system based on auto-encoder[J]. Application of Electronic Technique，2023，49(5)：105-110.

FPGA implementation of end-to-end wireless communication system based on auto-encoder

Abstract：The communication system based on auto-encoder is a hot research field of communication system in recent years, and how to apply the end-to-end learning communication systems to embedded devices is a hot topic worthy of research. This paper proposes a FPGA design scheme for end-to-end wireless communication system based on auto-encoder, deploys the end-to-end wireless communication system based on auto-encoder on the FPGA, and uses the AD9361 radio frequency chip as the radio frequency front-end processing module to achieve real air transmission. In addition, a hardware acceleration scheme is designed for the CNN in the system, parallelism is explored in the convolution computing unit, and a pipeline architecture is designed to accelerate the convolution operation. For the storage unit, the double buffer design is adopted, and the ping-pong operation is used to improve the utilization rate of data communication bandwidth. The experimental results show that under different modulation methods, the BLER performance is close to the simulation results under the Rayleigh fading channel. Compared with the general-purpose CPU i5-9300, the network inference speed of the designed system is 3.98 times higher than that of the general-purpose CPU i5-9300 with the same block error rate. Compared to the Nvidia 1650 GPU, the power is about 0.18 times higher.

Key words :FPGA；auto-encoder；end to end communication；pipeline；AD9361