Freescale Semiconductor

Data Sheet: Advance Information

Document Number: MCIMX35SR2CEC Rev. 2, 2/2009

MCIMX35

Silicon Revision 2.0

1 Introduction

The i.MX353 and the i.MX357 multimedia applications processors represent the next generation of ARM11 products with the right performance and integration to address applications within the industrial and consumer markets for applications such as HMI and display controllers. Unless otherwise specified, the material in this data sheet is applicable to both the i.MX353 and i.MX357 devices and referred to singularly throughout this document as i.MX35 or MCIMX35. The i.MX353 devices do not include a graphics processing unit (GPU). For information on i.MX35 devices for automotive applications, please refer to document number, MCIMX35SR2CEC.

The i.MX35 processor takes advantage of the ARM1136JF-S™ core running at 532 MHz that is boosted by a multi-level cache system and integrated features such as LCD controller, Ethernet, and graphics acceleration for creating rich user interfaces.

Package Information Plastic package Case 5284 17 x 17 mm, 0.8 mm Pitch

Ordering Information

See [Table 1](#page-2-1) [on page 3](#page-2-1) for ordering information.

© Freescale Semiconductor, Inc., 2008, 2009. All rights reserved. This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

The i.MX35 supports connections to various types of external memories, such as SDRAM, mobile DDR, and DDR2, SLC and MCL NAND Flash, NOR Flash and SRAM. The devices can be connected to a variety of external devices such as USB 2.0 OTG, ATA, MMC/SDIO, and Compact Flash.

1.1 Features

It provides low-power solutions for applications demanding high-performance multimedia and graphics.

The MCIMX35 is based on the ARM1136 platform, which has the following features:

- ARM1136JF-S processor
- 16-Kbyte L1 instruction cache
- 16-Kbyte L1 data cache
- 128-Kbyte L2 cache
- 128 Kbytes of internal SRAM
- Vector floating point unit (VFP11)

To boost multimedia performance, the following hardware accelerators are integrated:

- Image processing unit (IPU)
- OpenVG 1.1 graphics processing unit (GPU)

The MCIMX35 provides the following interfaces to external devices (some of these interfaces are muxed and not available simultaneously):

- 2 controller area network (CAN) interfaces
- 2 SDIO/MMC interfaces, 1 SDIO/CE-ATA interface
- 32-bit mobile DDR, DDR2 (4-bank architecture), and SDRAM (up to 133 MHz)
- 2 configurable serial peripheral interfaces (CSPI) (up to 52 Mbps each)
- Enhanced serial audio interface (ESAI)
- 2 synchronous serial interfaces (SSI)
- Ethernet MAC 10/100 Mbps
- 1 USB 2.0 host with ULPI interface or internal full-speed PHY. Up to 480Mbps if external HS PHY is used.
- 1 USB 2.0 OTG (up to 480 Mbps) controller with internal high-speed OTG PHY
- Flash controller—MLC/SLC NAND and NOR
- GPIO with interrupt capabilities
- 3 I^2C modules (up to 400 Kbytes each)
- JTAG
- Key pad port
- Asynchronous sample rate converter (ASRC)
- 1-Wire
- Parallel camera sensor $\left(\frac{4}{8}/10/16\right)$ -bit data port for video color models: YCC, YUV, 30 Mpixels/s)
- Parallel display (primary up to 24-bit, 1024 x 1024)
- Parallel ATA (up to 66 Mbytes)
- PWM
- SPDIF transceiver
- 3 UART (up to 4.0 Mbps each)

1.2 Ordering Information

[Table 1](#page-2-1) provides the ordering information for the i.MX35 processors for consumer and industrial applications.

Table 1. Ordering Information

¹ Case 5284 is RoHS-compliant, lead-free, MSL = 3, 1. See application note AN330 for details.

1.3 Block Diagram

[Figure 1](#page-3-3) is the i.MX35 simplified interface block diagram.

Figure 1. i.MX35 Simplified Interface Block Diagram

2 Functional Description and Application Information

The MCIMX35 consists of the following major subsystems:

- ARM1136 Platform—AP domain
- SDMA Platform and EMI—Shared domain

2.1 Application Processor Domain Overview

The applications processor (AP) and its domain are responsible for running the operating system and applications software, providing the user interface, and supplying access to integrated and external peripherals. The AP domain is built around an ARM1136JF-S core with 16-Kbyte instruction and data L1 caches, an MMU, a 128-Kbyte L2 cache, a multiported crossbar switch, and advanced debug and trace interfaces.

The i.MX35 core is intended to operate at a maximum frequency of 532 MHz to support the required multimedia use cases. Furthermore, an image processing unit (IPU) is integrated into the AP domain to offload the ARM11 core from performing functions such as color space conversion, image rotation and scaling, graphics overlay, and pre- and post-processing.

The functionality of AP Domain peripherals includes the user interface; the connectivity, display, security, and memory interfaces; and 128 Kbytes of multipurpose SRAM.

2.2 Shared Domain Overview

The shared domain is composed of the shared peripherals, a smart DMA engine (SDMA) and a number of miscellaneous modules. For maximum flexibility, some peripherals are directly accessible by the SDMA engine.

The MCIMX35 has a hierarchical memory architecture including L1 caches and a unified L2 cache. This reduces the bandwidth demands for the external bus and external memory. The external memory subsystem supports a flexible external memory system, including support for SDRAM (SDR, DDR2 and mobile DDR) and NAND Flash.

2.3 Advanced Power Management Overview

To address the continuing need to reduce power consumption, the following techniques are incorporated in the MCIMX35:

- Clock gating
- Power gating
- Power-optimized synthesis
- Well biasing

The insertion of gating into the clock paths allows unused portions of the chip to be disabled. Because static CMOS logic consumes only leakage power, significant power savings can be realized.

"Well biasing" is applying a voltage that is greater than V_{dd} to the nwells, and one that is lower than V_{ss} to the pwells. The effect of applying this well back bias voltage reduces the subthreshold channel leakage. For the 90-nm digital process, it is estimated that the subthreshold leakage is reduced by a factor of ten over the nominal leakage. Additionally, the supply voltage for internal logic can be reduced from 1.4 V to 1.22 V.

2.4 ARM11 Microprocessor Core

The CPU of the i.MX35 is the ARM1136JF-S core, based on the ARM v6 architecture. This core supports the ARM Thumb[®] instruction sets, features Jazelle[®] technology (which enables direct execution of Java byte codes) and a range of SIMD DSP instructions that operate on 16-bit or 8-bit data values in 32-bit registers.

The ARM1136JF-S processor core features are as follows:

- Integer unit with integral $EmbeddedICE^{TM}$ logic
- Eight-stage pipeline

- Branch prediction with return stack
- Low-interrupt latency
- Instruction and data memory management units (MMUs), managed using micro TLB structures backed by a unified main TLB
- Instruction and data L1 caches, including a nonblocking data cache with hit-under-miss
- Virtually indexed/physically addressed L1 caches
- 64-bit interface to both L1 caches
- Write buffer (bypassable)
- High-speed Advanced Micro Bus Architecture $(AMBA)^{TM} L2$ interface
- Vector floating point co-processor (VFP) for 3D graphics and hardware acceleration of other floating-point applications
- $ETMTM$ and JTAG-based debug support

[Table 2](#page-5-1) summarizes information about the i.MX35 core.

Table 2. i.MX35 Core

2.5 Module Inventory

[Table 3](#page-5-2) shows an alphabetical listing of the modules in the MCIMX35. For extended descriptions of the modules, see the MCIMX35 reference manual.

Table 3. Digital and Analog Modules

¹ ARM = ARM1136 platform, SDMA = SDMA platform

3 Signal Descriptions: Special Function Related Pins

Some special functional requirements are supported in the MCIMX35 device. The details about these special functions and the corresponding pad names are listed in [Table 4.](#page-10-3)

Table 4. Special Function Related Pins

4 Electrical Characteristics

The following sections provide the device-level and module-level electrical characteristics for the i.MX35 processor.

4.1 i.MX35 Chip-Level Conditions

This section provides the device-level electrical characteristics for the IC. See [Table 5](#page-10-4) for a quick reference to the individual tables and sections.

Table 5. i.MX35 Chip-Level Conditions

CAUTION

Stresses beyond those listed in [Table 6, "Absolute Maximum Ratings," on](#page-11-0) [page 12](#page-11-0) may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in [Table 7, "MCIMX35 Operating Ranges," on page](#page-11-1) [12](#page-11-1) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

¹ VDD is also known as QVCC.

² HBM ESD classification level according to the AEC-Q100-002 standard.

³ Corner pins max. 750 V.

4.1.1 MCIMX35 Operating Ranges

[Table 7](#page-11-1) provides the recommended operating ranges. The term NVCC in this section refers to the associated supply rail of an input or output.

Symbol	Parameter	Min.	Typical	Max.	Units
VDD	Core Operating Voltage $0 < f$ ARM < 400 MHz	1.22		1.47	V
	Core Operating Voltage $0 < f$ ARM $<$ 532MHz	1.33		1.47	\vee
	State Retention Voltage				v
NVCC_EMI1,2,3	EMI ¹	1.7		3.6	V
NVCC_CRM	WTDG, Timer, CCM, GPIO, CSPI1	1.75		3.6	V
NVCC_NANDF	NANDF	1.75		3.6	V
NVCC ATA	ATA, USB generic	1.75		3.6	v
NVCC SDIO	eSDHC1	1.75		3.6	v
NVCC_CSI	CSI, SDIO2	1.75		3.6	v
NVCC_JTAG	JTAG	1.75		3.6	V

Table 7. MCIMX35 Operating Ranges

Symbol	Parameter	Min.	Typical	Max.	Units
NVCC_LCDC	LCDC, TTM, I2C1	1.75		3.6	V
NVCC_MISC	I2Sx2, ESAI, I2C2, UART2, UART1, FEC	1.75		3.6	V
NVCC_MLB ²	MLB	1.75		3.6	\vee
PHY1 VDDA	USB OTG PHY	3.17	3.3	3.43	V
USBPHY1 VDDA BIAS	USB OTG PHY	3.17	3.3	3.43	V
USBPHY1 UPLLVDD	USB OTG PHY	3.17	3.3	3.43	V
PHY2 VDD	USB HOST PHY	3.0	3.3	3.6	V
OSC24M VDD	OSC24M	3.0	3.3	3.6	V
OSC AUDIO VDD	OSC_AUDIO	3.0	3.3	3.6	V
MVDD	MPLL	1.4		1.65	\vee
PVDD	PPLL	1.4		1.65	V
FUSE_VDD ³	Fusebox program supply voltage	3.0	3.6	3.6	V
TA	Operating Ambient Temperature Range	-20		70	$^{\circ}$ C

Table 7. MCIMX35 Operating Ranges (continued)

 1 EMI I/O interface power supply should be set up according to external memory. For example, if using SDRAM then NVCC_EMI1,2,3 should all be set at 3.3 V (typ.). If using MDDR or DDR2, NVC_EMI1,2,3 must be set at 1.8 V (typ.).

² MLB Interface I/O pads can be programmed to function as GPIO for the consumer and industrial parts by setting NVCC_MLB to 1.8 or 3.3V. NVCC_MLB can be left floating.

³ The Fusebox read supply is connected to supply of the full speed USBPHY. FUSE_VDD is only used for programming. It is recommended that FUSE_VDD be connected to ground when not being used for programming.

4.1.2 Interface Frequency Limits

[Table 8](#page-12-0) provides information on interface frequency limits.

Table 8. Interface Frequency

4.2 Power Modes

[Table 9](#page-13-1) provides descriptions of the power modes of the MCIMX35 processor.

Table 9. MCIMX35 Power Modes

Table 9. MCIMX35 Power Modes (continued)

4.3 Supply Power-Up/Power-Down Requirements and Restrictions

This section provides power-up and power-down sequence guidelines for the i.MX35 processor.

CAUTION

Any i.MX35 board design must comply with the power-up and power-down sequence guidelines as described in this section to guarantee reliable operation of the device. Any deviation from these sequences can result in irreversible damage to the i.MX35 processor (worst-case scenario).

NOTE

Deviation from these sequences can also result in one or both of the following:

- Excessive current during power-up phase
- Prevent the device from booting

4.3.1 Powering Up

The Power-up sequence should be completed as follows:

- 1. Assert Power on Reset (POR).
- 2. Turn on digital logic domain and IO power supply: VDD*n*, NVCC*x*
- 3. Wait until VDD*n* and NVCC*x* power supplies are stable $+32 \mu s$.
- 4. Turn on all other power supplies: PHY1_VDDA, USBPHY1_VDDA_BIAS, PHY2_VDD, USBPHY1_UPLLVDD, OSC24M_VDD, OSC_AUDIO_VDD, MVDD, PVDD, FUSEVDD. Note: FUSEVDD shall be tied to GND if not programming fuse.

- 5. Deassert the POR signal.
- 6. Wait until PHY1_VDDA, USBPHY1_VDDA_BIAS, PHY2_VDD, USBPHY1_UPLLVDD, OSC24M_VDD, OSC_AUDIO_VDD, MVDD, PVDD, (FUSEVDD, optional). Power supplies are stable $+100$ us.

4.3.2 Powering Down

The power-up sequence in reverse order is recommended for powering down. However, all power supplies can be shut down at the same time.

4.4 Thermal Characteristics

The thermal resistance characteristics for the device are given in [Table 10](#page-16-1). These values were measured under the following conditions:

- Two-layer substrate
- Substrate solder mask thickness: 0.025 mm
- Substrate metal thicknesses: 0.016 mm
- Substrate core thickness: 0.200 mm
- Core via I.D: 0.168 mm, Core via plating 0.016 mm.
- Full array map design, but nearly all balls under die are power or ground.
- Die Attach: 0.033 mm non-conductive die attach, $k = 0.3$ W/m K
- Mold compound: $k = 0.9$ W/m K

Table 10. Thermal Resistance Data

¹ Junction-to-ambient thermal resistance determined per JEDC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

² Junction-to-board thermal resistance determined per JEDC JESD51-8. Thermal test board meets JEDEC specification for this package.

³ Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

⁴ Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, this thermal characterization parameter is written as Psi-JT.

4.5 I/O Pad DC Electrical Characteristics

I/O pads are of two types: GPIO and DDR. DDR pads can be configured in three different drive strength modes: mobile DDR, SDRAM, and DDR2. The SDRAM and mobile DDR modes can be further customized at three drive strength levels: normal, high and max[.Table 11](#page-16-3) shows currents for the different DDR pad drive strength modes.

Drive Mode	Normal	High	Max
Mobile DDR	3.6 _m A	7.2 mA	10.8 mA
SDRAM	4 mA	8 mA	12 mA
DDR ₂			13.4 mA

Table 11. DDR Pad Drive Strength Mode Current Levels

[Table 12](#page-17-0) shows the DC electrical characteristics for GPIO, DDR2, mobile DDR, and SDRAM pads. The term NVCC refers to the power supply voltage that feeds the I/O of the module in question. For example, NVCC for the SD/MMC interface refers to NVCC_SDIO.

Table 12. I/O Pad DC Electrical Characteristics

Pad	DC Electrical Characteristics	Symbol	Test Condition	Min.	Nom.	Max.	Unit
SDRAM	High-level output voltage	Voh	loh=spec'ed drive (loh= $-4, -8,$ $-12.$ -16 mA)	2.4			\vee
	Low-level output voltage	Vol	loh=spec'ed drive (loh=4, 8, 12, 16mA)			0.4	V
	High-level output current	Ioh	Standard drive High drive Max. drive	-4.0 -8.0 -12.0			mA
	Low-level output current e	lol	Standard drive High drive Max. drive	4.0 8.0 12.0			mA
	High-level DC Input Voltage	VIH		2.0		3.6	V
	Low-level DC Input Voltage	VIL		$-0.3V$		0.8	\vee
	Input current (no pull-up/down)	IIN	$VI = 0$ VI=NVCC			TBD	nA
	Tri-state I/O supply current	Icc ovtwdd	$VI = NVCC$ or 0			TBD	nA
	Tri-state core supply current	Icc-vddi	$VI = VDD$ or 0			TBD	nA

Table 12. I/O Pad DC Electrical Characteristics (continued)

4.6 I/O Pad AC Electrical Characteristics

[Figure 2](#page-19-1) shows the load circuit for output pads. and [Figure 3](#page-19-2) shows the output pad transition time waveform.

CL includes package, probe and jig capacitance

Figure 2. Load Circuit for Output Pad

Figure 3. Output Pad Transition Time Waveform

4.6.1 AC Electrical Test Parameter Definitions

- AC electrical characteristics in [Table 13](#page-20-0) through [Table 18](#page-22-0) are not applicable for the output open drain pull-down driver.
- The dI/dt parameters are measured with the following methodology:
	- The zero voltage source is connected between pad and load capacitance.
	- The current (through this source) derivative is calculated during output transitions.

Table 13. AC Electrical Characteristics of GPIO Pads in Slow Slew Rate Mode [NVCC=3.0 V–3.6 V]

Parameter	Symbol	Test Condition	Min. Rise/Fall	Typ. Rise/Fall	Max. Rise/Fall
Duty cycle	Fduty		40		60
Output pad slew rate (max. drive)	tps	25 pF 50 pF	0.79/1.12 0.49/0.73	1.30/1.77 0.84/1.23	2.02/2.58 1.19/1.58
Output pad slew rate (high drive)	tps	25 pF 50 pF	0.48/0.72 0.27/0.42	0.76/1.10 0.41/0.62	1.17/1.56 0.63/0.86
Output pad slew rate (standard drive)	tps	25 pF 50 pF	0.25/0.40 0.14/0.21	0.40/0.59 0.21/0.32	0.60/0.83 0.32/0.44
Output pad di/dt (max. drive)	tdit	25 pF 50 pF	15 16	36 38	76 80
Output pad di/dt (high drive)	tdit	25 pF 50 pF	8 9	20 21	45 47
Output pad di/dt (standard drive)	tdit	25 pF 50 pF	4 4	10 10	22 23

Table 14. AC Electrical Characteristics of GPIO Pads in Slow Slew Rate Mode [NVCC=1.65 V–1.95 V]

Parameter	Symbol	Test Condition	Min. rise/fall	Typ.	Max. Rise/Fall	Units
Duty cycle	Fduty		40		60	$\frac{1}{\alpha}$
Output pad slew rate (max. drive)	tps	25 pF 50 pF	0.96/1.40 0.54/0.83	1.54/2.10 0.85/1.24	2.30/3.00 1.26/1.70	V /ns
Output pad slew rate (high drive)	tps	25 pF 50 pF	0.76/1.10 0.41/0.64	1.19/1.71 0.63/0.95	1.78/2.39 0.95/1.30	V /ns
Output pad slew rate (standard drive)	tps	25 pF 50 pF	0.52/0.78 0.28/0.44	0.80/1.19 0.43/0.64	1.20/1.60 0.63/0.87	V/ns
Output pad di/dt (max. drive)	tdit	25 pF 50 pF	46 49	108 113	250 262	mA/ns
Output pad di/dt (high drive)	tdit	25 pF 50 pF	35 37	82 86	197 207	mA/ns
Output pad di/dt (standard drive)	tdit	25 pF 50 pF	22 23	52 55	116 121	mA/ns

Table 15. AC Electrical Characteristics of GPIO Pads in Fast Slew Rate Mode for [NVCC=3.0 V–3.6 V]

Table 16. AC Electrical Characteristics, GPIO Pads in Fast Slew Rate Mode [NVCC=1.65 V–1.95 V]

Table 17. AC Electrical Characteristics of GPIO Pads in Slow Slew Rate Mode [NVCC=2.25 V–2.75 V]

Parameter	Symbol	Test Condition	Min. Rise/Fall	Typ.	Max. Rise/Fall	Units
Output pad slew rate (high drive)	tps	25 pF 40 pF 50 pF	0.40/0.58 0.33/0.43 0.25/0.37	0.71/0.98 0.56/0.70 0.43/0.60	1.16/1.40 0.93/1.07 0.68/0.90	V/ns
Output pad slew rate (standard drive)	tps	25 pF 40 pF 50 pF	0.24/0.36 0.19/0.25 0.13/0.21	0.41/0.59 0.32/0.35 0.23/0.33	0.66/0.87 0.51/0.59 0.36/0.48	V/ns
Output pad di/dt (max. drive)	tdit	25 pF 50 pF	22 23	62 65	148 151	mA/ns
Output pad di/dt (high drive)	tdit	25 pF 50 pF	15 16	42 44	102 107	mA/ns
Output pad di/dt (standard drive)	tdit	25 pF 50 pF	7 8	21 22	52 54	mA/ns

Table 17. AC Electrical Characteristics of GPIO Pads in Slow Slew Rate Mode [NVCC=2.25 V–2.75 V]

Table 18. AC Electrical Characteristics of GPIO Pads in Fast Slew Rate Mode [NVCC=2.25 V–2.75 V]

4.6.2 AC Electrical Characteristics for DDR Pads (DDR2, Mobile DDR, and SDRAM Modes)

Table 19. AC Electrical Characteristics of DDR Type IO Pads in DDR2 Mode

Table 20. AC Requirements of DDR2 Pads

¹ The Jedec SSTL_18 specification (JESD8-15a) for a SSTL interface for class II operation supersedes any specification in this document.

 2 The typical value of Vox(ac) is expected to be about 0.5*NVCC and Vox(ac) is expected to track variation in NVCC. Vox(ac) indicates the voltage at which the differential output signal must cross. Cload=25 pF.

Table 21. AC Electrical Characteristics of DDR Type IO Pads in mDDR Mode, Fast Slew Rate

Parameter	Symbol	Test Condition	Min. Typ. Rise/Fall		Max. Rise/Fall	Units
Duty cycle	Fduty		40	50	60	$\%$
Clock frequency	f			133		MHz
Output pad slew rate (max. drive)	tps	25pF 50pF	0.37/0.45 0.30/0.36	0.64/0.79 0.52/0.61	1.14/1.36 0.90/1.02	V /ns
Output pad slew rate (high drive)	tps	25pF 50pF	0.30/0.37 0.21/0.25	0.51/0.63 0.36/0.42	091/1.06 0.63/0.67	V/ns
Output pad slew rate (standard drive)	tps	25pF 50pF	0.22/0.26 0.13/0.16	0.37/0.44 0.23/0.26	0.65/0.72 0.39/0.40	V /ns
Output pad di/dt (max. drive)	tdit	25pF 50pF	65 70	171 183	426 450	mA/ns
Output pad di/dt (high drive)	tdit	25pF 50pF	31 33	82 87	233 245	mA/ns
Output pad di/dt (standard drive)	tdit	25pF 50pF	16 17	43 46	115 120	mA/ns

Table 22. AC Electrical Characteristics of DDR Type IO Pads in mDDR Mode, Slow Slew Rate

Table 23. AC Electrical Characteristics of DDR Type IO Pads in SDRAM Mode, Fast Slew Rate

Table 24. AC Electrical Characteristics of DDR Type IO Pads in Mobile DDR Mode, Slow Slew Rate

Parameter	Symbol	Test Condition	Min. Rise/Fall	Typ.	Max. Rise/Fall	Units
Output pad slew rate (max. drive)	tps	25pF 50 _p F	1.11/1.20 0.60/0.65	1.74/1.75 0.93/0.95	2.63/2.48 1.39/1.29	V/ns
Output pad slew rate (high drive)	tps	25pF 50pF	0.75/0.81 0.40/0.43	1.16/1.18 0.62/0.64	1.76/1.65 094/0.87	V/ns
Output pad slew rate (standard drive)	tps	25pF 50 _{pF}	0.38/0.41 0.20/0.22	0.59/0.61 0.31/0.32	0.89/0.83 0.47/0.43	V/ns
Output pad di/dt (max. drive)	tdit	25 pF 50 pF	89 95	202 213	435 456	mA/ns
Output pad di/dt (high drive)	tdit	25 pF 50 pF	60 63	135 142	288 302	mA/ns
Output pad di/dt (standard drive)	tdit	25 pF 50 pF	29 31	67 70	144 150	mA/ns

Table 24. AC Electrical Characteristics of DDR Type IO Pads in Mobile DDR Mode, Slow Slew Rate

4.7 Module-Level AC Electrical Specifications

This section contains the AC electrical information (including timing specifications) for different modules of the MCIMX35. The modules are listed in alphabetical order.

4.7.1 AUDMUX Electrical Specifications

The AUDMUX provides a programmable interconnect logic for voice, audio and data routing between internal serial interfaces (SSI) and external serial interfaces (audio and voice codecs). The AC timing of AUDMUX external pins is hence governed by the SSI module. See the electrical specification for SSI.

4.7.2 CSPI AC Electrical Specifications

The MCIMX35 provides two CSPI modules. CSPI ports are multiplexed in the MCIMX35 with other pads. See the "External Signals and Multiplexing" chapter of the reference manual for more details.

[Figure 4](#page-26-0) and [Figure 5](#page-26-1) depict the master mode and slave mode timings of the CSPI, and [Table 25](#page-26-2) lists the timing parameters.

Figure 4. CSPI Master Mode Timing Diagram

Figure 5. CSPI Slave Mode Timing Diagram

Table 25. CSPI Interface Timing Parameters

4.7.3 DPLL Electrical Specifications

There are three PLLs inside the MCIMX35, all based on the same PLL design. The reference clock for these PLLs is normally generated from an external 24-MHz crystal connected to an internal oscillator via EXTAL24M and XTAL24 pads. It is also possible to connect an external 24-MHz clock directly to EXTAL24M, bypassing the internal oscillator.

DPLL specifications are listed in [Table 26](#page-27-0).

Parameter		Min. Typ.	Max.	Unit	Comments
Reference clock frequency	10	24	100	MHz	
Max. allowed reference clock phase noise			0.03 0.01 0.15	2 Tdck ¹	Fmodulation <50 kHz 50 kHz <fmodulation 300="" hz<br="">$F_{modulation} > 300$ KHz</fmodulation>
Frequency lock time (FOL mode or non-integer MF)			80	μs	
Phase lock time			100	μs	
Max. allowed PL voltage ripple			150 100 150	mV	$F_{modulation} < 50$ kHz 50 kHz $<$ Emodulation 300 Hz $F_{modulation} > 300$ KHz

Table 26. DPLL Specifications

 $\overline{1}$ There are two PLL are used in the MCIMX35, MPLL and PPLL. Both are based on same DPLL design.

4.7.4 Embedded Trace Macrocell (ETM) Electrical Specifications

ETM is an ARM protocol. The timing specifications in this section are given as a guide for a test point access (TPA) that supports TRACECLK frequencies up to 133 MHz.

[Figure 6](#page-27-1) depicts the TRACECLK timings of ETM, and [Table 27](#page-27-2) lists the timing parameters.

Figure 6. ETM TRACECLK Timing Diagram

ID	Parameter	Min.	Max.	Unit
	Clock and data rise time			ns
	Clock and data fall time			ns

Table 27. ETM TRACECLK Timing Parameters (continued)

[Figure 7](#page-28-0) depicts the setup and hold requirements of the trace data pins with respect to TRACECLK, and [Table 28](#page-28-1) lists the timing parameters.

Figure 7. Trace Data Timing Diagram

Table 28. ETM Trace Data Timing Parameters

4.7.4.1 Half-Rate Clocking Mode

When half-rate clocking is used, the trace data signals are sampled by the TPA on both the rising and falling edges of TRACECLK, where TRACECLK is half the frequency of the clock shown in [Figure 7](#page-28-0). The same T_s and T_h parameters from [Table 28](#page-28-1) still apply with respect to the falling edge of the TRACECLK signal.

4.7.5 EMI Electrical Specifications

This section provides electrical parametrics and timing for the EMI module.

4.7.5.1 NAND Flash Controller Interface (NFC)

The MCIMX35 NFC supports normal timing mode, using two flash clock cycles for one access of \overline{RE} and WE. AC timings are provided as multiplications of the clock cycle and fixed delay. [Figure 8,](#page-29-0) [Figure 9](#page-29-1), [Figure 10](#page-30-0), and [Figure 11](#page-30-1) depict the relative timing requirements among different signals of the NFC at module level, for normal mode, and [Table 29](#page-30-2) lists the timing parameters.

Figure 8. Command Latch Cycle Timing DIagram

Figure 9. Address Latch Cycle Timing DIagram

Table 29. NFC Timing Parameters1

NFCLE

Table 29. NFC Timing Parameters1 (continued)

Table 29. NFC Timing Parameters1 (continued)

 1 The flash clock maximum frequency is 50 MHz.

² Subiect to DPLL jitter specification listed in [Table 26, "DPLL Specifications," on page 28.](#page-27-0)

NOTE

High is defined as 80% of signal value and low is defined as 20% of signal value.

Timing for HCLK is 133 MHz and internal NFC clock (flash clock) is approximately 33 MHz (30 ns). All timings are listed according to this NFC clock frequency (multiples of NFC clock phases), except NF16 and NF17, which are not NFC clock related.

4.7.5.2 Wireless External Interface Module (WEIM)

All WEIM output control signals may be asserted and deasserted by internal clocks related to the BCLK rising edge or falling edge according to the corresponding assertion or negation control fields. The address always begins related to BCLK falling edge but may be ended both on rising and falling edge in muxed mode according to control register configuration. Output data begins related to BCLK rising edge except in muxed mode where both rising and falling edge may be used according to control register configuration. Input data, ECB and DTACK all captured according to BCLK rising edge time. [Figure 12](#page-33-0) depicts the timing of the WEIM module, and [Table 30](#page-33-1) lists the timing parameters.

WEIM Input Timing

Table 30. WEIM Bus Timing Parameters1

Table 30. WEIM Bus Timing Parameters1 (continued)

¹ "High" is defined as 80% of signal value, and "low" is defined as 20% of signal value.

² BCLK parameters are measured from the 50% point. For example, "high" is defined as 50% of signal value and "low" is defined as 50% of signal value.

NOTE

Test conditions: load capacitance, 25 pF. Recommended drive strength for all controls, address, and BCLK is set to maximum drive.

Recommended drive strength for all controls, address and BCLK is set to maximum drive.

[Figure 13](#page-35-0), [Figure 14,](#page-35-1) [Figure 15,](#page-36-0) [Figure 16](#page-36-1), [Figure 17,](#page-37-0) and [Figure 18](#page-37-1) depict some examples of basic WEIM accesses to external memory devices with the timing parameters mentioned in [Table 30](#page-33-1) for specific control parameter settings.

Figure 13. Asynchronous Memory Timing Diagram for Read Access—WSC=1

Figure 14. Asynchronous Memory Timing Diagram for Write Access— WSC=1, EBWA=1, EBWN=1, LBN=1

Figure 15. Synchronous Memory Timing Diagram for Two Non-Sequential Read Accesses— WSC=2, SYNC=1, DOL=0

Figure 16. Synchronous Memory TIming Diagram for Burst Write Access— BCS=1, WSC=4, SYNC=1, DOL=0, PSR=1

Figure 18. Muxed A/D Mode Timing Diagram for Asynchronous Read Access— WSC=7, LBA=1, LBN=1, LAH=1, OEA=7

4.7.5.3 ESDCTL Electrical Specifications

[Figure 19](#page-38-0), [Figure 20,](#page-40-0) [Figure 21,](#page-41-0) [Figure 22](#page-43-0), [Figure 23,](#page-44-0) and [Figure 24](#page-45-0) depict the timings pertaining to the ESDCTL module, which interfaces with mobile DDR or SDR SDRAM. [Table 31](#page-38-1), [Table 32,](#page-40-1) [Table 33,](#page-41-1) [Table 34,](#page-43-1) [Table 35,](#page-44-1) and [Table 36](#page-45-1) list the timing parameters.

Table 31. DDR/SDR SDRAM Read Cycle Timing Parameters (continued)

¹ Timing parameters are relevant only to SDR SDRAM. For the specific DDR SDRAM data related timing parameters, see [Table 35](#page-44-1) and [Table 36.](#page-45-1)

NOTE

SDR SDRAM CLK parameters are measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value. $SD1 + SD2$ does not exceed 7.5 ns for 133 MHz.

The timing parameters are similar to the ones used in SDRAM data sheets—that is, [Table 31](#page-38-1) indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency.

Figure 20. SDR SDRAM Write Cycle Timing Diagram

ID	Parameter	Symbol	Min.	Max.	Unit
SD ₁	SDRAM clock high-level width	tCH	3.4	4.1	ns
SD ₂	SDRAM clock low-level width	tCL	3.4	4.1	ns
SD ₃	SDRAM clock cycle time	tCK	7.5		ns
SD ₄	CS, RAS, CAS, WE, DQM, CKE setup time	tCMS	2.0		ns
SD ₅	CS, RAS, CAS, WE, DQM, CKE hold time	tCMH	1.8		ns
SD ₆	Address setup time	tAS	2.0		ns
SD ₇	Address hold time	tAH	1.8		ns
SD11	Precharge cycle period ¹	tRP		4	clock
SD ₁₂	Active to read/write command delay ¹	tRCD	1	8	clock

Table 32. SDR SDRAM Write Timing Parameters

Table 32. SDR SDRAM Write Timing Parameters (continued)

¹ SD11 and SD12 are determined by SDRAM controller register settings.

NOTE

SDR SDRAM CLK parameters are measured from the 50% point—that is, "high" is defined as 50% of signal value, and "low" is defined as 50% of signal value.

The timing parameters are similar to the ones used in SDRAM data sheets. [Table 32](#page-40-1) indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK, and the parameters are measured at maximum memory frequency.

Figure 21. SDRAM Refresh Timing Diagram

ID	Parameter	Symbol	Min.	Max.	Unit
SD ₃	SDRAM clock cycle time	tCK	7.5		ns
SD ₆	Address setup time	tAS	1.8		ns
SD ₇	Address hold time	tAH	1.8		ns
SD ₁₀	Precharge cycle period ¹	tRP		4	clock
SD ₁₁	Auto precharge command period ¹	tRC	2	20	clock

Table 33. SDRAM Refresh Timing Parameters (continued)

¹ SD10 and SD11 are determined by SDRAM controller register settings.

NOTE

SDR SDRAM CLK parameters are measured from the 50% point—that is, "high" is defined as 50% of signal value and "low" is defined as 50% of signal value.

The timing parameters are similar to the ones used in SDRAM data sheets. [Table 33](#page-41-1) indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK, and the parameters are measured at maximum memory frequency.

Figure 22. SDRAM Self-Refresh Cycle Timing Diagram

NOTE

The clock will continue to run unless both CKEs are low. Then the clock will be stopped in low state.

Table 34. SDRAM Self-Refresh Cycle Timing Parameters

Figure 23. Mobile DDR SDRAM Write Cycle Timing Diagram

¹ Test condition: Measured using delay line 5 programmed as follows: ESDCDLY5[15:0] = 0x0703.

NOTE

SDRAM CLK and DQS-related parameters are measured from the 50% point—that is, "high" is defined as 50% of signal value and "low" is defined as 50% of signal value.

The timing parameters are similar to the ones used in SDRAM data sheets. [Table 35](#page-44-1) indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK, and the parameters are measured at maximum memory frequency.

Figure 24. Mobile DDR SDRAM DQ versus DQS and SDCLK Read Cycle Timing Diagram

Table 36. Mobile DDR SDRAM Read Cycle Timing Parameters

NOTE

SDRAM CLK and DQS-related parameters are measured from the 50% point—that is, "high" is defined as 50% of signal value, and "low" is defined as 50% of signal value.

The timing parameters are similar to the ones used in SDRAM data sheets. [Table 36](#page-45-1) indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK, and the parameters are measured at maximum memory frequency.

4.7.6 Enhanced Serial Audio Interface (ESAI) Timing Specifications

The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator. [Table 37](#page-46-0) shows the interface timing values. The number field in the table refers to timing signals found in [Figure 25](#page-48-0) and [Figure 26](#page-49-0).

Table 37. Enhanced Serial Audio Interface Timing

Table 37. Enhanced Serial Audio Interface Timing (continued)

 $\overline{1}$ i ck = internal clock x ck = external clock

i ck a = internal clock, asynchronous mode (asynchronous implies that SCKT and SCKR are two different clocks)

i ck s = internal clock, synchronous mode

(synchronous implies that SCKT and SCKR are the same clock)

 2 bl = bit length

 $wl = word length$

wr = word length relative

 3 SCKT(SCKT pin) = transmit clock SCKR(SCKR pin) = receive clock FST(FST pin) = transmit frame sync FSR(FSR pin) = receive frame sync

HCKT(HCKT pin) = transmit high frequency clock

HCKR(HCKR pin) = receive high frequency clock

⁴ For the internal clock, the external clock cycle is defined by Icyc and the ESAI control register.

⁵ The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync signal waveform, but it spreads from one serial clock before the first bit clock (like the bit length frame sync signal), until the second-to-last bit clock of the first word in the frame.

⁶ Periodically sampled and not 100% tested.

Note: In network mode, output flag transitions can occur at the start of each time slot within the frame. In normal mode, the output flag state is asserted for the entire frame period.

Figure 25. ESAI Transmitter Timing

Figure 26. ESAI Receiver Timing

4.7.7 eSDHCv2 AC Electrical Specifications

[Figure 27](#page-50-0) depicts the timing of eSDHCv2, and [Table 38](#page-50-1) lists the eSDHCv2 timing characteristics. The following definitions apply to values and signals described in [Table 38:](#page-50-1)

- LS: low-speed mode. Low-speed card can tolerate a clock up to 400 kHz.
- FS: full-speed mode. For a full-speed MMC card, the card clock can reach 20 MHz; a full-speed SD/SDIO card can reach 25 MHz.
- HS: high-speed mode. For a high-speed MMC card, the card clock can reach 52 MHz; SD/SDIO can reach 50 MHz.

Table 38. eSDHCv2 Interface Timing Specification

¹ In low-speed mode, the card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.

² In normal-speed mode for the SD/SDIO card, clock frequency can be any value between 0–25 MHz. In high-speed mode, clock frequency can be any value between 0–50 MHz.

³ In normal-speed mode for MMC card, clock frequency can be any value between 0 and 20 MHz. In high-speed mode, clock frequency can be any value between 0–52 MHz.

⁴ To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.

4.7.8 Fast Ethernet Controller (FEC) AC Electrical Specifications

This section describes the electrical information of the FEC module. The FEC is designed to support both 10- and 100-Mbps Ethernet networks. An external transceiver interface and transceiver function are required to complete the interface to the media. The FEC supports the 10/100 Mbps Media Independent Interface (MII) using a total of 18 pins. The 10-Mbps 7-wire interface that is restricted to a 10-Mbps data rate uses seven of the MII pins for connection to an external Ethernet transceiver.

4.7.8.1 FEC AC Timing

This section describes the AC timing specifications of the FEC. The MII signals are compatible with transceivers operating at a voltage of 3.3 V.

4.7.8.2 MII Receive Signal Timing

The MII receive timing signals consist of FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER, and FEC_RX_CLK. The receiver functions correctly up to a FEC_RX_CLK maximum frequency of 25 MHz + 1%. There is no minimum frequency requirement. Additionally, the processor clock frequency must exceed twice the FEC_RX_CLK frequency. [Table 39](#page-51-0) lists MII receive channel timings.

Table 39. MII Receive Signal Timing

¹ FEC_RX_DV, FEC_RX_CLK, and FEC_RXD0 have the same timing when in 10 Mbps 7-wire interface mode.

[Figure 28](#page-51-1) shows the MII receive signal timings listed in [Table 39.](#page-51-0)

Figure 28. MII Receive Signal Timing Diagram

4.7.8.3 MII Transmit Signal Timing

The transmitter timing signals consist of FEC_TXD[3:0], FEC_TX_EN, FEC_TX_ER, and FEC_TX_CLK. The transmitter functions correctly up to a FEC_TX_CLK maximum frequency of 25 MHz + 1%. There is no minimum frequency requirement. Additionally, the processor clock frequency must exceed twice the FEC_TX_CLK frequency. [Table 40](#page-52-0) lists MII transmit channel timings.

Table 40. MII Transmit Signal Timing

1 FEC_TX_EN, FEC_TX_CLK, and FEC_TXD0 have the same timing when in 10 Mbps 7-wire interface mode.

[Figure 29](#page-52-1) shows the MII transmit signal timings listed in [Table 40](#page-52-0).

Figure 29. MII Transmit Signal Timing Diagram

4.7.8.4 MII Asynchronous Inputs Signal Timing

The MII asynchronous timing signals are FEC_CRS and FEC_COL. [Table 41](#page-52-2) lists MII asynchronous inputs signal timing.

¹ FEC_COL has the same timing in 10 Mbit 7-wire interface mode.

[Figure 30](#page-53-0) shows MII asynchronous input timings listed in [Table 41](#page-52-2).

Figure 30. MII Asynch Inputs Timing Diagram

4.7.8.5 MII Serial Management Channel Timing

Serial management channel timing is accomplished using FEC_MDIO and FEC_MDC. The FEC functions correctly with a maximum MDC frequency of 2.5 MHz. [Table 42](#page-53-1) lists MII serial management channel timings.

The MDC frequency should be equal to or less than 2.5 MHz to be compliant with the IEEE 802.3 MII specification. However the FEC can function correctly with a maximum MDC frequency of 15 MHz.

Num	Characteristic	Min.	Max.	Units
M10	FEC_MDC falling edge to FEC_MDIO output invalid (minimum propagation delay)	0		ns
M ₁₁	FEC_MDC falling edge to FEC_MDIO output valid (max. propagation delay)		5	ns
M12	FEC_MDIO (input) to FEC_MDC rising edge setup	18		ns
M ₁₃	FEC_MDIO (input) to FEC_MDC rising edge hold	0		ns
M14	FEC_MDC pulse width high	40%	60%	FEC MDC period
M ₁₅	FEC_MDC pulse width low	40%	60%	FEC_MDC period

Table 42. MII Transmit Signal Timing

[Figure 31](#page-54-0) shows MII serial management channel timings listed in [Table 42](#page-53-1).

Figure 31. MII Serial Management Channel Timing Diagram

4.7.9 FIR Electrical Specifications

FIR implements asynchronous infrared protocols (FIR, MIR) defined by IrDA® (Infrared Data Association). Refer to the IrDA[®] website for details on FIR and MIR protocols.

4.7.10 FlexCAN Module AC Electrical Specifications

The electrical characteristics are related to the CAN transceiver outside the chip. For use in an application, the MAX3051 is recommended. For details, please refer to the MAX3051 datasheetThe MCIMX35 has two CAN modules available for systems design. Tx and Rx ports for both modules are multiplexed with other I/O pads. Refer to the IOMUX chapter of the *MCIMX35 Multimedia Applications Processor Reference Manual* to see which pads expose Tx and Rx pins; these ports are named TXCAN and RXCAN, respectively.

4.7.11 I2C AC Electrical Specifications

This section describes the electrical characteristics of the $I²C$ module.

4.7.11.1 I2C Module Timing

[Figure 32](#page-55-0) depicts the timing of the I^2C module. [Table 43](#page-55-1) lists the I^2C module timing parameters.

Figure 32. I2C Bus Timing Diagram

 1 A device must internally provide a hold time of at least 300 ns for the I2DAT signal in order to bridge the undefined region of the falling edge of I2CLK.

² The maximum hold time has to be met only if the device does not stretch the LOW period (ID IC6) of the I2CLK signal.

 $3\,$ A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement of set-up time (ID IC7) of 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the I2CLK signal. If such a device does stretch the LOW period of the I2CLK signal, it must output the next data bit to the I2DAT line max_rise_time (ID No IC10) + data_setup_time (ID No IC8) = $1000 + 250 = 1250$ ns (according to the Standard-mode I²C-bus specification) before the I2CLK line is released.

4.7.12 IPU—Sensor Interfaces

4.7.12.1 Supported Camera Sensors

[Table 44](#page-56-0) lists the known supported camera sensors at the time of publication.

Table 44. Supported Camera Sensors¹

¹ Freescale Semiconductor does not recommend one supplier over another and in no way suggests that these are the only camera suppliers.

 2 These sensors have not been validated at the time of publication.

4.7.12.2 Functional Description

There are three timing modes supported by the IPU.

4.7.12.2.1 Pseudo BT.656 Video Mode

Smart camera sensors, which typically include image processing capability, support video mode transfer operations. They use an embedded timing syntax to replace the SENSB_VSYNC and SENSB_HSYNC signals. The timing syntax is defined by the BT.656 standard.

This operation mode follows the recommendations of the ITU BT.656 specifications. The only control signal used is SENSB PIX CLK. Start-of-frame and active-line signals are embedded in the data stream. An active line starts with a SAV code and ends with an EAV code. In some cases, digital blanking is inserted in between EAV and SAV code. The CSI decodes and filters out the timing coding from the data stream, thus recovering SENSB_VSYNC and SENSB_HSYNC signals for internal use.

4.7.12.2.2 Gated Clock Mode

The SENSB_VSYNC, SENSB_HSYNC, and SENSB_PIX_CLK signals are used in this mode. See [Figure 33](#page-57-0).

A frame starts with a rising edge on SENSB_VSYNC (all the timing corresponds to straight polarity of the corresponding signals). Then SENSB_HSYNC goes to high and hold for the entire line. The pixel clock is valid as long as SENSB_HSYNC is high. Data is latched at the rising edge of the valid pixel clocks. SENSB_HSYNC goes to low at the end of the line. Pixel clocks then become invalid and the CSI stops receiving data from the stream. For the next line, the SENSB_HSYNC timing repeats. For the next frame, the SENSB_VSYNC timing repeats.

4.7.12.2.3 Non-Gated Clock Mode

The timing is the same as the gated-clock mode (described in Section 4.7.12.2.2, "Gated Clock Mode"), except for the SENSB_HSYNC signal, which is not used. See [Figure 34.](#page-57-1) All incoming pixel clocks are valid and will cause data to be latched into the input FIFO. The SENSB_PIX_CLK signal is inactive (states low) until valid data is going to be transmitted over the bus.

Figure 34. Non-Gated Clock Mode Timing Diagram

The timing described in [Figure 34](#page-57-1) is that of a Motorola sensor. Some other sensors may have slightly different timing. The CSI can be programmed to support rising/falling-edge triggered SENSB_VSYNC; active-high/low SENSB_HSYNC; and rising/falling-edge triggered SENSB_PIX_CLK.

4.7.12.3 Electrical Characteristics

[Figure 35](#page-58-0) depicts the sensor interface timing, and [Table 45](#page-58-1) lists the timing parameters.

Figure 35. Sensor Interface Timing Diagram

ID	Parameter	Symbol	Min.	Max.	Units
IP ₁	Sensor input clock frequency	Fmck	0.01	133	MHz
IP ₂	Data and control setup time	Tsu	5		ns
IP3	Data and control holdup time	Thd	3		ns
IP4	Sensor output (pixel) clock frequency	Fpck	0.01	133	MHz

Table 45. Sensor Interface Timing Parameters

4.7.13 IPU—**Display Interfaces**

4.7.13.1 Synchronous Interfaces

4.7.13.1.4 Interface to Active Matrix TFT LCD Panels, Functional Description

[Figure 36](#page-59-0) depicts the LCD interface timing for a generic active matrix color TFT panel. In this figure, signals are shown with negative polarity. The sequence of events for active matrix interface timing is as follows:

- DISPB D3 CLK latches data into the panel on its negative edge (when positive polarity is selected). In active mode, DISPB_D3_CLK runs continuously.
- DISPB_D3_HSYNC causes the panel to start a new line.
- DISPB_D3_VSYNC causes the panel to start a new frame. It always encompasses at least one HSYNC pulse.

• DISPB_D3_DRDY acts like an output enable signal to the CRT display. This output enables the data to be shifted to the display. When disabled, the data is invalid and the trace is off.

Figure 36. Interface Timing Diagram for TFT (Active Matrix) Panels

4.7.13.1.5 Interface to Active Matrix TFT LCD Panels, Electrical Characteristics

[Figure 37](#page-59-1) depicts the horizontal timing (timing of one line), including both the horizontal sync pulse and the data. All figure parameters shown are programmable. The timing images correspond to inverse polarity of the DISPB_D3_CLK signal and active-low polarity of the DISPB_D3_HSYNC, DISPB_D3_VSYNC and DISPB_D3_DRDY signals.

[Figure 38](#page-60-0) depicts the vertical timing (timing of one frame). All figure parameters shown are programmable.

Figure 38. TFT Panels Timing Diagram—Vertical Sync Pulse

[Table 46](#page-60-1) shows timing parameters of signals presented in [Figure 37](#page-59-1) and [Figure 38.](#page-60-0)

ID	Parameter	Symbol	Value	Units
IP ₁₄	Vertical blank interval 1	Tvbi1	BGYP * Tsw	ns
IP ₁₅	Vertical blank interval 2	Tvbi2	(SCREEN HEIGHT – BGYP – FH) * Tsw	ns

Table 46. Synchronous Display Interface Timing Parameters—Pixel Level (continued)

¹ Display interface clock period immediate value

Display interface clock period average value.

$$
\overline{T}dicp = T_{HSP_CLK} \cdot \frac{DISP3_IF_CLK_PER_WR}{HSP_CLK_PERIOD}
$$

[Figure 39](#page-61-0) depicts the synchronous display interface timing for access level, and [Table 47](#page-61-1) lists the timing parameters. The DISP3_IF_CLK_DOWN_WR and DISP3_IF_CLK_UP_WR parameters are set via the DI_DISP3_TIME_CONF Register.

Figure 39. Synchronous Display Interface Timing Diagram—Access Level

ID	Parameter	Symbol	Min.	Typ.	Max.	Units
	IP19 Data holdup time	Tdhd	Tdicp-Tdicd-3.5	Tdicp-Tdicu		ns
	IP20 Control signals setup time to display interface clock	Tcsu	Tdicd-3.5	Tdicu		ns

Table 47. Synchronous Display Interface Timing Parameters—Access Level (continued)

¹ The exact conditions not have been finalized, but will likely match the current customer requirement for their specific display. These conditions may be device specific.

² Display interface clock down time

$$
Tdicd = \frac{1}{2} T_{HSP_CLK} \cdot \text{ceil} \left[\frac{2 \cdot \text{DISP3_IF_CLK_DOWN_WR}}{\text{HSP_CLK_PERIOD}} \right]
$$

³ Display interface clock up time

 T dicu = $\frac{1}{2}T$ _{HSP_CLK} · ceil $\left[\frac{2 \cdot \text{DISP3_IF_CLK_UP_WR}}{\text{HSP_CLK_PERIOD}}\right]$

where CEIL(X) rounds the elements of X to the nearest integers toward infinity.

4.7.13.2 Interface to Sharp HR-TFT Panels

[Figure 40](#page-63-0) depicts the Sharp HR-TFT panel interface timing, and [Table 48](#page-63-1) lists the timing parameters. The CLS_RISE_DELAY, CLS_FALL_DELAY, PS_FALL_DELAY, PS_RISE_DELAY,

REV_TOGGLE_DELAY parameters are defined in the SDC_SHARP_CONF_1 and

SDC_SHARP_CONF_2 registers. For other Sharp interface timing characteristics, refer to

Section 4.7.13.1.5, "Interface to Active Matrix TFT LCD Panels, Electrical Characteristics." The timing images correspond to straight polarity of the Sharp signals.

Example is drawn with FW+1=320 pixel/line, FH+1=240 lines. SPL pulse width is fixed and aligned to the first data of the line. REV toggles every HSYNC period.

Figure 40. Sharp HR-TFT Panel Interface Timing Diagram—Pixel Level

4.7.13.3 Synchronous Interface to Dual-Port Smart Displays

Functionality and electrical characteristics of the synchronous interface to dual-port smart displays are identical to parameters of the synchronous interface. See Section 4.7.13.1.5, "Interface to Active Matrix TFT LCD Panels, Electrical Characteristics."

4.7.13.3.6 Interface to a TV Encoder—Functional Description

The interface has an 8-bit data bus, transferring a single 8-bit value (Y/U/V) in each cycle. The bits D7–D0 of the value are mapped to bits LD17–LD10 of the data bus, respectively. [Figure 41](#page-65-0) depicts the interface timing.

- The frequency of the clock DISPB_D3_CLK is 27 MHz.
- The DISPB_D3_HSYNC, DISPB_D3_VSYNC and DISPB_D3_DRDY signals are active low.
- The transition to the next row is marked by the negative edge of the DISPB_D3_HSYNC signal. It remains low for a single clock cycle.
- The transition to the next field/frame is marked by the negative edge of the DISPB_D3_VSYNC signal. It remains low for at least one clock cycle.
	- At a transition to an odd field (of the next frame), the negative edges of DISPB_D3_VSYNC and DISPB_D3_HSYNC coincide.
	- At a transition to an even field (of the same frame), they do not coincide.
- The active intervals—during which data is transferred—are marked by the DISPB_D3_HSYNC signal being high.

4.7.13.3.7 Interface to a TV Encoder, Electrical Characteristics

The timing characteristics of the TV encoder interface are identical to the synchronous display characteristics. See Section 4.7.13.1.5, "Interface to Active Matrix TFT LCD Panels, Electrical Characteristics."

4.7.13.4 Asynchronous Interfaces

4.7.13.4.8 Parallel Interfaces, Functional Description

The IPU supports the following asynchronous parallel interfaces:

- System 80 interface
	- Type 1 (sampling with the chip select signal) with and without byte enable signals.
	- Type 2 (sampling with the read and write signals) with and without byte enable signals.
- System 68k interface
	- Type 1 (sampling with the chip select signal) with or without byte enable signals.
	- Type 2 (sampling with the read and write signals) with or without byte enable signals.

For each of four system interfaces, there are three burst modes:

- 1. Burst mode without a separate clock—The burst length is defined by the corresponding parameters of the IDMAC (when data is transferred from the system memory) or by the HBURST signal (when the MCU directly accesses the display via the slave AHB bus). For system 80 and system 68k type 1 interfaces, data is sampled by the CS signal and other control signals change only when transfer direction is changed during the burst. For type 2 interfaces, data is sampled by the WR/RD signals (system 80) or by the ENABLE signal (system 68k), and the CS signal stays active during the whole burst.
- 2. Burst mode with the separate clock DISPB_BCLK—In this mode, data is sampled with the DISPB_BCLK clock. The CS signal stays active during whole burst transfer. Other controls are changed simultaneously with data when the bus state (read, write or wait) is altered. The CS signals and other controls move to non-active state after burst has been completed.
- 3. Single access mode—In this mode, slave AHB and DMA burst are broken to single accesses. The data is sampled with CS or other controls according to the interface type as described above. All controls (including CS) become non-active for one display interface clock after each access. This mode corresponds to the ATI single access mode.

Both system 80 and system 68k interfaces are supported for all described modes as depicted in [Figure 42](#page-67-0), [Figure 43](#page-68-0), [Figure 44,](#page-69-0) and [Figure 45](#page-70-0). These timing images correspond to active-low DISPB_D*n*_CS, DISPB_Dn_WR and DISPB_Dn_RD signals.

Additionally, the IPU allows a programmable pause between two bursts. The pause is defined in the HSP_CLK cycles. It allows the prevention of timing violation between two sequential bursts or two accesses to different displays. The range of this pause is from 4 to 19 HSP_CLK cycles.

Single access mode (all control signals are not active for one display interface clock after each display access)

Figure 42. Asynchronous Parallel System 80 Interface (Type 1) Burst Mode Timing Diagram

Single access mode (all control signals are not active for one display interface clock after each display access)

Figure 43. Asynchronous Parallel System 80 Interface (Type 2) Burst Mode Timing Diagram

Single access mode (all control signals are not active for one display interface clock after each display access)

Single access mode (all control signals are not active for one display interface clock after each display access)

Figure 45. Asynchronous Parallel System 68k Interface (Type 2) Burst Mode TIming Diagram

Display read operation can be performed with wait states when each read access takes up to 4 display interface clock cycles according to the DISP0_RD_WAIT_ST parameter in the

DI_DISP*n*_TIME_CONF_3 registers (*n* = 0,1,2). [Figure 46](#page-71-0) shows timing of the parallel interface with read wait states.

Figure 46. Parallel Interface Timing Diagram—Read Wait States

4.7.13.4.9 Parallel Interfaces, Electrical Characteristics

[Figure 47](#page-72-0), [Figure 49](#page-74-0), [Figure 48](#page-73-0), and [Figure 50](#page-75-0) depict timing of asynchronous parallel interfaces based on the system 80 and system 68k interfaces. [Table 49](#page-75-1) lists the timing parameters at display access level. All
timing images are based on active low control signals (signal polarity is controlled via the DI_DISP_SIG_POL register).

Figure 47. Asynchronous Parallel System 80 Interface (Type 1) Timing Diagram

Figure 48. Asynchronous Parallel System 80 Interface (Type 2) Timing Diagram

Figure 49. Asynchronous Parallel System 68k Interface (Type 1) Timing Diagram

Figure 50. Asynchronous Parallel System 68k Interface (Type 2) Timing Diagram

ID	Parameter	Symbol	Min.	Typ. ¹	Max.	Units
	IP35 Controls setup time for write	Tdcsw	Tdicuw-1.5	Tdicuw		ns
IP36	Controls hold time for write	Tdchw	Tdicpw-Tdicdw-1.5	Tdicpw-Tdicdw		ns
IP37	Slave device data delay ⁸	Tracc	Ω		Tdrp ⁹ -Tlbd ¹⁰ -Tdicur-1.5	ns
IP38	Slave device data hold time ⁸	Troh	Tdrp-Tlbd-Tdicdr+1.5		Tdicpr-Tdicdr-1.5	ns
IP39	Write data setup time	Tds	Tdicdw-1.5	Tdicdw		ns
IP40	Write data hold time	Tdh	Tdicpw-Tdicdw-1.5	Tdicpw-Tdicdw		ns
IP41	Read period ²	Tdicpr	Tdicpr-1.5	Tdicpr	$Tdicpr+1.5$	ns
IP42	Write period ³	Tdicpw	Tdicpw-1.5	Tdicpw	Tdicpw+1.5	ns
	$IP43$ Read down time ⁴	Tdicdr	Tdicdr-1.5	Tdicdr	$Tdict+1.5$	ns
	$IP44$ Read up time ⁵	Tdicur	Tdicur-1.5	Tdicur	T dicur+1.5	ns
	IP45 Write down time ⁶	Tdicdw	Tdicdw-1.5	Tdicdw	$Tdicdw+1.5$	ns
	IP46 Write up time ⁷	Tdicuw	Tdicuw-1.5	Tdicuw	T dicuw $+1.5$	ns
IP47	Read time point ⁹	Tdrp	Tdrp-1.5	Tdrp	$Tdrp+1.5$	ns

Table 49. Asynchronous Parallel Interface Timing Parameters—Access Level (continued)

 1 The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These conditions may be device-specific.

² Display interface clock period value for read:

 $\text{Tdicpr} = \text{T}_{\bf HSP_CLK} \cdot \text{ceil} \Big[\frac{\text{DISP#_IF_CLK_PER_RD}}{\text{HSP_CLK_PERID}}$

³ Display interface clock period value for write:

 $\text{Tdicpw} = \text{T}_{\text{HSP_CLK}} \cdot \text{ceil} \Big[\frac{\text{DISP#_IF_CLK_PER_WR}}{\text{HSP_CLK_PERIOD}} \Big]$

⁴ Display interface clock down time for read: $T \cdot \text{d} \cdot$

- 5 Display interface clock up time for read: T dicur = $\frac{1}{2}T$ _{HSP_CLK} · ceil $\left[\frac{2 \cdot \text{DISP#_IF_CLK_UP_RD}}{\text{HSP_CLK_PERIOD}}\right]$
- 6 Display interface clock down time for write: $T \text{dicdw} = \frac{1}{2} \text{T}_{\text{HSP_CLK}} \cdot \text{ceil} \left[\frac{2 \cdot \text{DISP#_IF_CLK_DOWN_WR}}{\text{HSP_CLK_PERIOD}} \right]$

⁷ Display interface clock up time for write:

 T dicuw = $\frac{1}{2}T$ _{HSP_CLK} · ceil $\left[\frac{2 \cdot \text{DISP#_IF_CLK_UP_WR}}{\text{HSP_CLK_PERIOD}}\right]$

⁸ This parameter is a requirement to the display connected to the IPU

⁹ Data read point

 $\text{Tdrp} = \text{T}_{\small \text{HSP_CLK}} \cdot \text{ceil} \Big[\frac{\text{DISP#_READ_EN}}{\text{HSP_CLK_PERIOD}} \Big]$

¹⁰ Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a device-level output delay, board delays, a device-level input delay, an IPU input delay. This value is device specific.

The DISP#_IF_CLK_PER_WR, DISP#_IF_CLK_PER_RD, HSP_CLK_PERIOD, DISP#_IF_CLK_DOWN_WR, DISP#_IF_CLK_UP_WR, DISP#_IF_CLK_DOWN_RD, DISP#_IF_CLK_UP_RD and DISP#_READ_EN parameters are programmed via the DI_DISP#_TIME_CONF_1, DI_DISP#_TIME_CONF_2 and DI_HSP_CLK_PER Registers.

4.7.13.5 Serial Interfaces, Functional Description

The IPU supports the following types of asynchronous serial interfaces:

- 3-wire (with bidirectional data line)
- 4-wire (with separate data input and output lines)
- 5-wire type 1 (with sampling RS by the serial clock)
- 5-wire type 2 (with sampling RS by the chip select signal)

[Figure 51](#page-77-0) depicts timing of the 3-wire serial interface. The timing images correspond to active-low DISPB_D#_CS signal and the straight polarity of the DISPB_SD_D_CLK signal.

For this interface, a bidirectional data line is used outside the device. The IPU still uses separate input and output data lines (IPP_IND_DISPB_SD_D and IPP_DO_DISPB_SD_D). The I/O mux connects the internal data lines to the bidirectional external line according to the IPP_OBE_DISPB_SD_D signal provided by the IPU.

Each data transfer can be preceded by an optional preamble with programmable length and contents. The preamble is followed by read/write (RW) and address (RS) bits. The order of the these bits is programmable. The RW bit can be disabled. The following data can consist of one word or of a whole burst. The interface parameters are controlled by the DI_SER_DISPn_CONF registers $(n = 1,2)$.

Figure 51. 3-Wire Serial Interface Timing Diagram

[Figure 52](#page-78-0) depicts timing of the 4-wire serial interface. For this interface, there are separate input and output data lines both inside and outside the device.

Write

Figure 52. 4-Wire Serial Interface Timing Diagram

[Figure 53](#page-79-0) depicts timing of the 5-wire serial interface (Type 1). For this interface, a separate RS line is added. When a burst is transmitted within a single active chip select interval, the RS can be changed at boundaries of words.

Figure 53. 5-Wire Serial Interface (Type 1) Timing Diagram

[Figure 54](#page-80-0) depicts timing of the 5-wire serial interface (Type 2). For this interface, a separate RS line is added. When a burst is transmitted within a single active chip select interval, the RS can be changed at boundaries of words.

Figure 54. 5-Wire Serial Interface (Type 2) Timing Diagram

4.7.13.5.10 Serial Interfaces, Electrical Characteristics

[Figure 55](#page-81-0) depicts timing of the serial interface. [Table 50](#page-81-1) lists the timing parameters at display access level.

Figure 55. Asynchronous Serial Interface Timing Diagram

Table 50. Asynchronous Serial Interface Timing Parameters—Access Level

ID	Parameter	Symbol	Min.	Typ. ¹	Max.	Units
IP48	Read system cycle time	Tcycr	Tdicpr-1.5	Tdicpr ²	Tdicpr+1.5	ns
IP49	Write system cycle time	Tcycw	Tdicpw-1.5	Tdicpw ³	Tdicpw+1.5	ns
IP50	Read clock low pulse width	Trl	Tdicdr-Tdicur-1.5	Tdicdr ⁴ -Tdicur ⁵	Tdicdr-Tdicur+1.5	ns
IP51	Read clock high pulse width	Trh	Tdicpr-Tdicdr+Tdicur-1.5	Tdicpr-Tdicdr+ Tdicur	Tdicpr-Tdicdr+Tdicur+1.5	ns
IP52	Write clock low pulse width	Twl	Tdicdw-Tdicuw-1.5	Tdicdw ⁶ -Tdicuw ⁷	Tdicdw-Tdicuw+1.5	ns
IP53	Write clock high pulse width	Twh	Tdicpw-Tdicdw+ Tdicuw-1.5	Tdicpw-Tdicdw+ Tdicuw	Tdicpw-Tdicdw+ $Tdicuw+1.5$	ns
IP54	Controls setup time for read	Tdcsr	Tdicur-1.5	Tdicur		ns
IP55	Controls hold time for read	Tdchr	Tdicpr-Tdicdr-1.5	Tdicpr-Tdicdr		ns
IP56	Controls setup time for write	Tdcsw	Tdicuw-1.5	Tdicuw		ns
IP57	Controls hold time for write	Tdchw	Tdicpw-Tdicdw-1.5	Tdicpw-Tdicdw		ns

ID	Parameter	Symbol	Min.	Typ. ¹	Max.	Units
IP58	Slave device data delay ⁸	Tracc	$\mathbf 0$		Tdrp ⁹ -Tlbd ¹⁰ -Tdicur-1.5	ns
IP59	Slave device data hold time ⁸	Troh	Tdrp-Tlbd-Tdicdr+1.5		Tdicpr-Tdicdr-1.5	ns
IP60	Write data setup time	Tds	Tdicdw-1.5	Tdicdw		ns
IP61	Write data hold time	Tdh	Tdicpw-Tdicdw-1.5	Tdicpw-Tdicdw		ns
IP62	Read period ²	Tdicpr	Tdicpr-1.5	Tdicpr	$Tdicpr+1.5$	ns
IP63	Write period ³	Tdicpw	Tdicpw-1.5	Tdicpw	Tdicpw+1.5	ns
IP64 I	Read down time ⁴	Tdicdr	Tdicdr-1.5	Tdicdr	$Tdict+1.5$	ns
IP65	Read up time ⁵	Tdicur	Tdicur-1.5	Tdicur	T dicur+1.5	ns
IP66	Write down time ⁶	Tdicdw	Tdicdw-1.5	Tdicdw	$Tdicdw+1.5$	ns
IP67	Write up time ^{7}	Tdicuw	Tdicuw-1.5	Tdicuw	T dicuw $+1.5$	ns
IP68	Read time point ⁹	Tdrp	T drp-1.5	Tdrp	$Tdrp+1.5$	ns

Table 50. Asynchronous Serial Interface Timing Parameters—Access Level (continued)

 $¹$ The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display.</sup> These conditions may be device specific.

² Display interface clock period value for read:

 $\text{Tdicpr} = \text{T}_{\text{HSP_CLK}} \cdot \text{ceil} \Big[\frac{\text{DISP#_IF_CLK_PER_RD}}{\text{HSP_CLK_PER_RD}} \Big]$

³ Display interface clock period value for write:

 $\text{Tdicpw} = \text{T}_{\text{HSP_CLK}} \cdot \text{ceil} \boxed{\frac{\text{DISP#_IF_CLK_PER_WR}}{\text{HSP_CLK_PERIOD}}}$

⁴ Display interface clock down time for read:

$$
Tdict = \frac{1}{2} T_{HSP_CLK} \cdot ceil \left[\frac{2 \cdot DISP \# _IF_CLK_DOWN_RD}{HSP_CLK_PERIOD} \right]
$$

⁵ Display interface clock up time for read:

$$
Tdicur = \frac{1}{2} T_{\text{HSP_CLK}} \cdot \text{ceil} \left[\frac{2 \cdot \text{DISP#_IF_CLK_UP_RD}}{\text{HSP_CLK_PERIOD}} \right]
$$

 6 Display interface clock down time for write:

$$
Tdicdw\ =\ \frac{1}{2}T_{\pmb{H}\pmb{S}}\pmb{P_CLK}\cdot cei1\Big[\frac{2\cdot\text{DISP\#_IF_CLK_DOWN_WR}}{\text{H}\pmb{S}}\Big]
$$

 7 Display interface clock up time for write:

$$
\text{Tdicuw} \ = \ \frac{1}{2} T_{\text{HSP_CLK}} \cdot \text{ceil} \Big[\frac{2 \cdot \text{DISP#_IF_CLK_UP_WR}}{\text{HSP_CLK_PERIOD}} \Big]
$$

⁸ This parameter is a requirement to the display connected to the IPU.

⁹ Data read point:

 $\text{Tdrp} = \text{T}_{\text{HSP_CLK}} \cdot \text{ceil} \Big[\frac{\text{DISP#_READ_EN}}{\text{HSP_CLK_PERIOD}} \Big]$

¹⁰ Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a device-level output delay, board delays, a device-level input delay, and an IPU input delay. This value is device specific.

The DISP#_IF_CLK_PER_WR, DISP#_IF_CLK_PER_RD, HSP_CLK_PERIOD, DISP#_IF_CLK_DOWN_WR, DISP#_IF_CLK_UP_WR, DISP#_IF_CLK_DOWN_RD, DISP#_IF_CLK_UP_RD and DISP#_READ_EN parameters are programmed via the DI_DISP#_TIME_CONF_1, DI_DISP#_TIME_CONF_2 and DI_HSP_CLK_PER registers.

4.7.14 Memory Stick Host Controller (MSHC)

[Figure 56](#page-83-0), [Figure 57,](#page-83-1) and [Figure 58](#page-84-0) depict the MSHC timings, and [Table 51](#page-84-1) and [Table 52](#page-85-0) list the timing parameters.

Figure 58. Transfer Operation Timing Diagram (Parallel)

NOTE

The memory stick host controller is designed to meet the timing requirements per Sony's *Memory Stick Pro Format Specifications*. Tables in this section detail the specifications' requirements for parallel and serial modes, and not the i.MX35 timing.

Signal	Parameter	Symbol	Standards	Unit		
			Min.	Max.		
MSHC_SCLK	Cycle	tSCLKc	50		ns	
	H pulse length	tSCLKwh	15		ns	
	L pulse length	tSCLKwl	15		ns	
	Rise time	tSCLKr		10	ns	
	Fall time	tSCLKf		10	ns	
MSHC_BS	Setup time	tBSsu	5		ns	
	Hold time	tBSh	5	–	ns	

Table 51. Serial Interface Timing Parameters¹

Signal	Parameter	Symbol	Standards	Unit		
			Min.	Max.		
MSHC_DATA	Setup time	tDsu	5		ns	
	Hold time	tDh	5		ns	
	Output delay time	tDd		15	ns	

Table 51. Serial Interface Timing Parameters1 (continued)

¹ Timing is guaranteed for NVCC from 2.7 V through 3.1 V and up to a maximum overdrive NVCC of 3.3 V. See NVCC restrictions described in [Table 52.](#page-85-0)

Signal	Parameter	Symbol	Standards	Unit		
			Min.	Max.		
MSHC_SCLK	Cycle	tSCLKc	25		ns	
	H pulse length	tSCLKwh	5		ns	
	L pulse length	tSCLKwl	5		ns	
	Rise time	tSCLKr		10	ns	
	Fall time	tSCLKf		10	ns	
MSHC_BS	Setup time	tBSsu	8		ns	
	Hold time	tBSh	1		ns	
MSHC_DATA	Setup time	tDsu	8		ns	
	Hold time	tDh	1		ns	
	Output delay time	tDd		15	ns	

Table 52. Parallel Interface Timing Parameters¹

¹ Timing is guaranteed for NVCC from 2.7 V through 3.1 V and up to a maximum overdrive NVCC of 3.3 V. See NVCC restrictions described in [Table 7, "MCIMX35 Operating Ranges," on page 12](#page-11-0).

4.7.15 MediaLB Controller Electrical Specifications

This section describes the electrical information of the MediaLB Controller module.

Table 53. MLB 256/512Fs Timing Parameters

Parameter	Symbol	Min	Typ	Max	Units	Comment
MLBCLK operating frequency	^I mck	11.264	12.288 24.576	24.6272 25,600	MHz	Min: 256*fs at 44.0 kHz Typ: 256*fs at 48.0 kHz Typ: 512*fs at 48.0 kHz Max: 512*fs at 48.1 kHz Max: 512*fs PLL unlocked
MLBCLK rise time	$\mathsf{t}_{\mathsf{mckr}}$			3	ns	V_{IL} TO V_{IH}

Parameter	Symbol	Min	Typ	Max	Units	Comment
MLB fall time	t_{mckf}			3	ns	V_{IH} TO V_{IL}
MLBCLK cycle time	t_{mckc}		81 40		ns	256*Fs 512*Fs
MLBCLK low time	t_{mckl}	31.5 30	37 35.5		ns	256*Fs 256*Fs PLL unlocked
		14.5 14	17 16.5		ns	$512*Fs$ 512*Fs PLL unlocked
MLBCLK high time	$t_{\sf mckh}$	31.5 30	38 36.5		ns	256*Fs 256*Fs PLL unlocked
		14.5 14	17 16.5		ns	512*Fs 512*Fs PLL unlocked
MLBCLK pulse width variation	$t_{\sf mpwv}$			\overline{c}	ns pp	Note ²
MLBSIG/MLBDAT input valid to MLBCLK falling	t _{dsmcf}	1			ns	
MLBSIG/MLBDAT input hold from MLBCLK low	t _{dhmcf}	Ω			ns	
MLBSIG/MLBDAT output high impedance from MLBCLK low	t_{mcfdz}	0		$t_{\sf mckl}$	ns	
Bus Hold Time	t _{mdzh}	4			ns	Note ³

Table 53. MLB 256/512Fs Timing Parameters (continued)

¹ The MLB controller can shut off MLBCLK to place MediaLB in a low-power state.

² Pulse width variation is measured at 1.25V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp)

 3 The board must be designed to insure that the high-impedance bus does not leave the logic state of the final driven bit for this time period. Therefore, coupling must be minimized while meeting the maximum capacitive load listed.

Ground = 0.0V; load capacitance = 40pF; MediaLB speed = $1024Fs$; Fs = 48 kHz; all timing parameters specified from the valid voltage threshold as listed below; unless otherwise noted.

Parameter	Symbol	Min	Typ	Max	Units	Comment
MLBCLK Operating Frequency ¹	r_{mck}	45.056	49.152	49.2544 51.200	MHz	Min: 1024*fs at 44.0 kHz Typ: 1024*fs at 48.0 kHz Max: 1024fs*fs at 48.1 kHz Max: 1024*fs PLL unlocked
MLBCLK rise time	^I mckr				ns	V_{II} TO V_{IH}
MLB fall time	I_{mckf}				ns	V_{IH} TO V_{II}
MLBCLK cycle time	^I mckc		20.3		ns	
MLBCLK low time	I_{mckl}	6.5 6.1	7.7 7.3		ns	PLL unlocked

Table 54. MLB Device 1024Fs Timing Parameters

Parameter	Symbol	Min	Typ	Max	Units	Comment
MLBCLK high time	t _{mckh}	9.7 9.3	10.6 10.2		ns	PLL unlocked
MLBCLK pulse width variation	t_{mpwv}			0.7	ns pp	Note ²
MLBSIG/MLBDAT input valid to MLBCLK falling	t_{dsmcf}				ns	
MLBSIG/MLBDAT input hold from MLBCLK low	t _{dhmcf}	Ω			ns	
MLBSIG/MLBDAT output high impedance from MLBCLK low	I_{mcfdz}	Ω		^L mckl	ns	
Bus Hold Time	t _{mdzh}	2			ns	Note ³

Table 54. MLB Device 1024Fs Timing Parameters (continued)

 $\frac{1}{1}$ The MLB Controller can shut off MLBCLK to place MediaLB in a low-power state.

² Pulse width variation is measured at 1.25V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp)

 3 The board must be designed to insure that the high-impedance bus does not leave the logic state of the final driven bit for this time period. Therefore, coupling must be minimized while meeting the maximum capacitive load listed.

4.7.16 1-Wire Timing Specifications

[Figure 59](#page-87-0) depicts the RPP timing, and [Table 55](#page-87-1) lists the RPP timing parameters.

Figure 59. Reset and Presence Pulses (RPP) Timing Diagram

[Figure 60](#page-88-0) depicts write 0 sequence timing, and [Table 56](#page-88-1) lists the timing parameters.

Figure 60. Write 0 Sequence Timing Diagram

Table 56. WR0 Sequence Timing Parameters

ID	Parameter	Symbol	Min.	Typ.	Max.	Units
OW5	Write 0 low time	^I WR0 low	60	100	120	μs
OW6	Transmission time slot	^I SLOT	OW5	117	120	μs

[Figure 61](#page-88-2) shows write 1 sequence timing, [Figure 62](#page-88-3) depicts the read sequence timing, and [Table 57](#page-88-4) lists the timing parameters.

Figure 61. Write 1 Sequence Timing Diagram

Figure 62. Read Sequence Timing Diagram

4.7.17 Parallel ATA Module AC Electrical Specifications

The parallel ATA module can work on PIO/multiword DMA/ultra-DMA transfer modes. Each transfer mode has a different data transfer rate, Ultra DMA mode 4 data transfer rate is up to 100 MBps.

The parallel ATA module interface consists of a total of 29 pins. Some pins have different functions in different transfer modes. There are various requirements for timing relationships among the function pins, in compliance with the ATA/ATAPI-6 specification, and these requirements are configurable by the ATA module registers.

4.7.17.1 General Timing Requirements

[Table 58](#page-89-0) and [Figure 63](#page-89-1) define the AC characteristics of the interface signals on all data transfer modes.

ID	Parameter	Symbol	Min.	Max.	Unit
SI1	Rising edge slew rate for any signal on the ATA interface ¹	S _{rise}		1.25	V/ns
S ₁₂	Falling edge slew rate for any signal on the ATA interface ¹	S_{fall}		.25	V/ns
SI ₃	Host interface signal capacitance at the host connector	C _{host}		20	рF

Table 58. AC Characteristics of All Interface Signals

¹ SRISE and SFALL meet this requirement when measured at the sender's connector from 10–90% of full signal amplitude with all capacitive loads from 15 pF through 40 pF, where all signals have the same capacitive load value.

ATA Interface Signals

Figure 63. ATA Interface Signals Timing Diagram

4.7.17.2 ATA Electrical Specifications (ATA Bus, Bus Buffers)

This section discusses ATA parameters. For a detailed description, refer to the ATA-6 specification.

Level shifters are required for 3.3-V or 5.0-V compatibility on the ATA interface.

The use of bus buffers introduces delays on the bus and introduces skew between signal lines. These factors make it difficult to operate the bus at the highest speed (UDMA-5) when bus buffers are used. Use of bus buffers is not recommended if fast UDMA mode is required.

The ATA specification imposes a slew rate limit on the ATA bus. According to this limit, any signal driven on the bus should have a slew rate between 0.4 and 1.2 V/ns with a 40 pF load. Few vendors of bus buffers specify the slew rate of the outgoing signals.

When bus buffers are used the ata_data bus buffer is bidirectional, and uses the direction control signal ata_buffer_en. When ata_buffer_en is asserted, the bus should drive from host to device. When ata_buffer_en is negated, the bus drives from device to host. Steering of the signal is such that contention on the host and device tri-state buses is always avoided.

4.7.17.3 Timing Parameters

[Table 59](#page-90-0) shows the parameters used in the timing equations. These parameters depend on the implementation of the ATA interface on silicon, the bus buffer used, the cable delay, and the cable skew.

Table 59. ATA Timing Parameters

¹ Values provided where applicable.

4.7.17.4 PIO Mode Timing

[Figure 64](#page-91-0) shows timing for PIO read, and [Table 60](#page-91-1) lists the timing parameters for PIO read.

Figure 64. PIO Read Timing Diagram

Table 60. PIO Read Timing Parameters

[Figure 65](#page-92-0) shows timing for PIO write, and [Table 61](#page-92-1) lists the timing parameters for PIO write.

Figure 65. PIO Write Timing Diagram

[Figure 66](#page-93-0) shows timing for MDMA read, [Figure 67](#page-93-1) shows timing for MDMA write, and [Table 62](#page-93-2) lists the timing parameters for MDMA read and write.

Figure 66. MDMA Read Timing Diagram

Figure 67. MDMA Write Timing Diagram

ATA Parameter	Parameter from Figure 66, Figure 67	Value	Controlling Variable
tm, ti	tm	$tm (min.) = ti (min.) = time_m * T - (tskew1 + tskew2 + tskew5)$	time m
td	td, td1	$td1.(min.) = td (min.) = time_d * T - (tskew1 + tskew2 + tskew6)$	time_d
tk	tk	$tk.(min.) = time_k * T - (tskew1 + tskew2 + tskew6)$	time_k
t ₀		t0 (min.) = (time_d + time_k) $*$ T	time_d, time_k
tg (read)	tgr	tgr (min.-read) = $tco + tsu + tbuf + tbal + tcable1 + tcable2$ $tgr(min.-drive) = td - te(drive)$	time d
tf(read)	tfr	tfr (min.-drive) = 0	
tg(write)		tg (min.-write) = time_d $*T -$ (tskew1 + tskew2 + tskew5)	time d
tf(write)		If (min.-write) = $time_k * T - (tskew1 + tskew2 + tskew6)$	time k
tL		tL (max.) = (time_d + time_k-2)*T – (tsu + tco + 2*tbuf + 2*tcable2)	time_d, time_k

Table 62. MDMA Read and Write Timing Parameters

ATA Parameter	Parameter from Figure 66. Figure 67	Value	Controlling Variable
tn, tj	tkin	\tan tie tkin = (max.(time k, time in) τ T – (tskew1 + tskew2 + tskew6)	time_jn
	ton toff	$\text{ton} = \text{time}$ on $*$ T – tskew1 toff = time_off $*$ T – tskew1	

Table 62. MDMA Read and Write Timing Parameters (continued)

4.7.17.5 UDMA-In Timing

[Figure 68](#page-94-0) shows timing when the UDMA-in transfer starts, [Figure 69](#page-94-1) shows timing when the UDMA-in host terminates transfer, [Figure 70](#page-95-0) shows timing when the UDMA-in device terminates transfer, and [Table 63](#page-95-1) lists the timing parameters for the UDMA-in burst.

Table 63. UDMA-In Burst Timing Parameters

¹ There is a special timing requirement in the ATA host that requires the internal DIOW to go only high 3 clocks after the last active edge on the DSTROBE signal. The equation given on this line tries to capture this constraint.

2. Make ton and toff big enough to avoid bus contention.

4.7.17.6 UDMA-Out Timing

[Figure 71](#page-96-0) shows timing when the UDMA-out transfer starts, [Figure 72](#page-96-1) shows timing when the UDMA-out host terminates transfer, [Figure 73](#page-97-0) shows timing when the UDMA-out device terminates transfer, and [Table 64](#page-97-1) lists the timing parameters for the UDMA-out burst.

Figure 71. UDMA-Out Transfer Starts Timing Diagram

Figure 72. UDMA-Out Host Terminates Transfer Timing Diagram

Table 64. UDMA-Out Burst Timing Parameters

4.7.18 Parallel Interface (ULPI) Timing

Electrical and timing specifications of the parallel interface are presented in the subsequent sections.

Table 65. Signal Definitions—Parallel Interface

Figure 74. USB Transmit/Receive Waveform in Parallel Mode

ID	Parameter	Min.	Max.	Unit	Conditions / Reference Signal
US15	USB_TXOE_B		6.0	ns	10pF
US16	USB_DAT_VP		0.0	ns	10pF
US17	USB_SE0_VM		9.0	ns	10pF

Table 66. USB Timing Specification in VP_VM Unidirectional Mode

4.7.19 PWM Electrical Specifications

This section describes the electrical information of the PWM. The PWM can be programmed to select one of three clock signals as its source frequency. The selected clock signal is passed through a prescaler before being input to the counter. The output is available at the pulse-width modulator output (PWMO) external

pin. The modulated signal of the module is observed at this pin. It can be viewed as a clock signal whose period and duty cycle can be varied with different settings of the PWM. The smallest period is two ipg_clk periods with duty cycle of 50 percent.

4.7.20 SJC Electrical Specifications

Data **Outputs**

Data **Outputs**

This section details the electrical characteristics for the SJC module. [Figure 75](#page-99-0) depicts the SJC test clock input timing. [Figure 76](#page-99-1) depicts the SJC boundary scan timing, [Figure 77](#page-100-0) depicts the SJC test access port, [Figure 78](#page-100-1) depicts the SJC TRST timing, and [Table 67](#page-100-2) lists the SJC timing parameters.

Figure 76. Boundary Scan (JTAG) Timing Diagram

SJ6

Output Data Valid

Table 67. SJC Timing Parameters (continued)

¹ On cases where SDMA TAP is put in the chain, the max. TCK frequency is limited by max. ratio of 1:8 of SDMA core frequency to TCK limitation. This implies max. frequency of 8.25 MHz (or 121.2 ns) for 66 MHz IPG clock.

 2 V_M \cdot mid point voltage

4.7.21 SPDIF Timing

SPDIF data is sent using bi-phase marking code. When encoding, the SPDIF data signal is modulated by a clock that is twice the bit rate of the data signal.

[Figure 79](#page-102-0) shows SPDIF timing parameters, including the timing of the modulating Rx clock (SRCK) for SPDIF in Rx mode and the timing of the modulating Tx clock (STCLK). for SPDIF in Tx mode.

Table 68. SPDIF Timing Parameters

4.7.22 SSI Electrical Specifications

This section describes electrical characteristics of the SSI.

NOTE

- All of the timing for the SSI is given for a non-inverted serial clock polarity (TSCKP/RSCKP $= 0$) and a non-inverted frame sync $(TFSI/RFSI = 0)$. If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.
- All timing is on AUDMUX signals when SSI is being used for data transfer.
- "Tx" and "Rx" refer to the transmit and receive sections of the SSI, respectively.
- For internal frame sync operations using the external clock, the FS timing will be the same as that of Tx Data (for example, during AC97 mode of operation).

4.7.22.1 SSI Transmitter Timing with Internal Clock

[Figure 81](#page-103-0) depicts the SSI transmitter timing with internal clock, and [Table 69](#page-104-0) lists the timing parameters.

Note: SRXD Input in Synchronous mode only

Note: SRXD Input in Synchronous mode only

Figure 81. SSI Transmitter with Internal Clock Timing Diagram

Table 69. SSI Transmitter with Internal Clock Timing Parameters

4.7.22.2 SSI Receiver Timing with Internal Clock

[Figure 82](#page-105-0) depicts the SSI receiver timing with internal clock. [Table 70](#page-106-0) lists the timing parameters shown in [Figure 82.](#page-105-0)

Figure 82. SSI Receiver with Internal Clock Timing Diagram

Table 70. SSI Receiver with Internal Clock Timing Parameters

4.7.22.3 SSI Transmitter Timing with External Clock

[Figure 83](#page-107-0) depicts the SSI transmitter timing with external clock, and [Table 71](#page-108-0) lists the timing parameters.

Figure 83. SSI Transmitter with External Clock Timing Diagram

Table 71. SSI Transmitter with External Clock Timing Parameters

4.7.22.4 SSI Receiver Timing with External Clock

[Figure 84](#page-109-0) depicts the SSI receiver timing with external clock, and [Table 72](#page-109-1) lists the timing parameters.

Figure 84. SSI Receiver with External Clock Timing Diagram

ID	Parameter	Min.	Max.	Unit
SS25	(Tx/Rx) CK clock low period	36.0		ns
SS ₂₆	(Tx/Rx) CK clock fall time		6.0	ns
SS28	(Rx) CK high to FS (bl) high	-10.0	15.0	ns
SS30	(Rx) CK high to FS (bl) low	10.0		ns
SS32	(Rx) CK high to FS (wl) high	-10.0	15.0	ns
SS34	(Rx) CK high to FS (wl) low	10.0		ns
SS35	(Tx/Rx) External FS rise time		6.0	ns
SS36	(Tx/Rx) External FS fall time		6.0	ns
SS40	SRXD setup time before (Rx) CK low	10.0		ns
SS41	SRXD hold time after (Rx) CK low	2.0		ns

Table 72. SSI Receiver with External Clock Timing Parameters (continued)

4.7.23 UART Electrical

This section describes the electrical information of the UART module.

4.7.23.1 UART RS-232 Serial Mode Timing

4.7.23.1.11 UART Transmitter

[Figure 85](#page-110-0) depicts the transmit timing of UART in RS-232 serial mode, with 8 data bit/1 stop bit format. [Table 73](#page-111-0) lists the UART RS-232 serial mode transmit timing characteristics.

Figure 85. UART RS-232 Serial Mode Transmit Timing Diagram

 $\frac{1}{1}$ F_{baud rate}: Baud rate frequency. The maximum baud rate the UART can support is (ipg_perclk frequency)/16.

 $2 \text{ T}_{\text{ref-clk}}$: The period of UART reference clock ref_clk (ipg_perclk after RFDIV divider).

4.7.23.1.12 UART Receiver

[Figure 86](#page-111-1) depicts the RS-232 serial mode receive timing, with 8 data bit/1 stop bit format. [Table 74](#page-111-2) lists serial mode receive timing characteristics.

Figure 86. UART RS-232 Serial Mode Receive Timing Diagram

Table 74. RS-232 Serial Mode Receive Timing Parameters

ID	Parameter	Symbol	Min.	Max.	Units
UA2	Receive Bit Time ¹	^I Rbit	1/F _{baud} _rate ² $1/(16*F_{\text{baud_rate}})$	1/F _{baud} _rate + $1/(16*F_{\text{baud_rate}})$	

¹ Note: The UART receiver can tolerate $1/(16*F_{baud_rate})$ tolerance in each bit. But accumulation tolerance in one frame must not exceed 3/(16*F_{baud_rate}).

² F_{baud_rate}: Baud rate frequency. The maximum baud rate the UART can support is (ipg_perclk frequency)/16.

4.7.23.2 UART IrDA Mode Timing

The following subsections give the UART transmit and receive timings in IrDA mode.

4.7.23.2.13 UART IrDA Mode Transmitter

[Figure 87](#page-112-0) depicts the UART IrDA mode transmit timing, with 8 data bit/1 stop bit format. [Table 75](#page-112-1) lists the transmit timing characteristics.

Figure 87. UART IrDA Mode Transmit Timing Diagram

UA4 \vert Transmit IR Pulse Duration \vert t_{TIRpulse} \vert (3/16)*(1/F_{baud_rate}) - \vert (3/16)*(1/F_{baud_rate}) +

 $T_{ref,clk}$

Tref_clk

-

Table 75. IrDA Mode Transmit Timing Parameters

¹ F_{baud_rate}: Baud rate frequency. The maximum baud rate the UART can support is (*ipg_perclk* frequency)/16.
² T_{ref elk}: The period of UART reference clock *ref clk (ipg_perclk* after RFDIV divider).

 $T_{ref~clk}$: The period of UART reference clock ref_clk (ipg_perclk after RFDIV divider).

4.7.23.2.14 UART IrDA Mode Receiver

[Figure 88](#page-112-2) depicts the UART IrDA mode receive timing, with 8 data bit/1 stop bit format. [Table 76](#page-113-0) lists the receive timing characteristics.

Figure 88. UART IrDA Mode Receive Timing Diagram

ID	Parameter	Symbol	Min.	Max.	Units
UA5	^I Receive Bit Time ¹ in IrDA mode	^T RIRbit	$1/F_{\text{baud_rate}}^2$ $1/(16*F_{\text{baud rate}})$	$1/F_{baud_rate} +$ $1/(16*F_{\text{baud rate}})$	
UA6	Receive IR Pulse Duration	^I RIRpulse	1.41 us	$(5/16)$ [*] $(1/F_{\text{baud_rate}})$	

Table 76. IrDA Mode Receive Timing Parameters

¹ The UART receiver can tolerate $1/(16 * F_{baud_rate})$ tolerance in each bit. But accumulation tolerance in one frame must not exceed $3/(16*F_{\text{baud rate}})$.

² F_{baud_rate}: Baud rate frequency. The maximum baud rate the UART can support is (ipg_perclk frequency)/16.

4.7.24 USB Electrical Specifications

In order to support four different serial interfaces, the USB serial transceiver can be configured to operate in one of four modes:

- DAT SE0 bidirectional, 3-wire mode
- DAT_SE0 unidirectional, 6-wire mode
- VP_VM bidirectional, 4-wire mode
- VP_VM unidirectional, 6-wire mode

4.7.24.1 DAT_SE0 Bidirectional Mode

Table 77. Signal Definitions—DAT_SE0 Bidirectional Mode

Transmit

Figure 89. USB Transmit Waveform in DAT_SE0 Bidirectional Mode

Figure 90. USB Receive Waveform in DAT_SE0 Bidirectional Mode

4.7.24.2 DAT_SE0 Unidirectional Mode

Transmit

No.	Parameter	Signal Name	Signal Source	Min.	Max.	Unit	Condition / Reference Signal
US ₉	Tx Rise/Fall Time	USB DAT VP	Out		5.0	ns	50 pF
US10	Tx Rise/Fall Time	USB SE0 VM	Out		5.0	ns	50 pF
US11	Tx Rise/Fall Time	USB TXOE B	Out		5.0	ns	50 pF
US12	Tx Duty Cycle	USB DAT VP	Out	49.0	51.0	$\%$	
US15	Rx Rise/Fall Time	USB_VP1	In		3.0	ns	35 pF
US16	Rx Rise/Fall Time	USB VM1	In		3.0	ns	35 pF
US17	Rx Rise/Fall Time	USB RCV	In		3.0	ns	35 pF

Table 80. USB Port Timing Specification in DAT_SE0 Unidirectional Mode

4.7.24.3 VP_VM Bidirectional Mode

Table 81. Signal Definitions—VP_VM Bidirectional Mode

Figure 93. USB Transmit Waveform in VP_VM Bidirectional Mode

Figure 94. USB Receive Waveform in VP_VM Bidirectional Mode

No.	Parameter	Signal Name	Direction	Min.	Max.	Unit	Condition / Reference Signal
US18	Tx Rise/Fall Time	USB_DAT_VP	Out		5.0	ns	50 pF
US19	Tx Rise/Fall Time	USB SE0 VM	Out		5.0	ns	50 pF
US20	Tx Rise/Fall Time	USB_TXOE_B	Out		5.0	ns	50 pF
US21	Tx Duty Cycle	USB DAT VP	Out	49.0	51.0	$\%$	
US22	Tx Overlap	USB SE0 VM	Out	-3.0	$+3.0$	ns	USB DAT VP
US26	Rx Rise/Fall Time	USB DAT VP	In		3.0	ns	35 pF
US27	Rx Rise/Fall Time	USB SE0 VM	In		3.0	ns	35 pF
US28	Rx Skew	USB_DAT_VP	In	-4.0	$+4.0$	ns	USB_SE0_VM
US29	Rx Skew	USB RCV	In	-6.0	$+2.0$	ns	USB DAT VP

Table 82. USB Port Timing Specification in VP_VM Bidirectional Mode

4.7.24.4 VP_VM Unidirectional Mode

Table 83. Signal Definitions—VP_VM Unidirectional Mode

Figure 95. USB Transmit Waveform in VP_VM Unidirectional Mode

Figure 96. USB Receive Waveform in VP_VM Unidirectional Mode

MCIMX35 (i.MX35) Multimedia Applications Processors for Industrial and Consumer Products, Rev. 2

Receive

No.	Parameter	Signal	Direction	Min.	Max.	Unit	Conditions / Reference Signal
US30	Tx Rise/Fall Time	USB DAT VP	Out	٠	5.0	ns	50 pF
US31	Tx Rise/Fall Time	USB SE0 VM	Out	٠	5.0	ns	50 pF
US32	Tx Rise/Fall Time	USB TXOE B	Out	$\overline{}$	5.0	ns	50 pF
US33	Tx Duty Cycle	USB DAT VP	Out	49.0	51.0	$\%$	۰
US34	Tx Overlap	USB SE0 VM	Out	-3.0	$+3.0$	ns	USB DAT VP
US38	Rx Rise/Fall Time	USB VP1	In.	$\overline{}$	3.0	ns	35 pF
US39	Rx Rise/Fall Time	USB VM1	In	٠	3.0	ns	35 pF
US40	Rx Skew	USB VP1	In.	-4.0	$+4.0$	ns	USB VM1
US41	Rx Skew	USB RCV	In.	-6.0	$+2.0$	ns	USB_VP1

Table 84. USB Timing Specification in VP_VM Unidirectional Mode

5 Package Information and Pinout

This section includes the following:

- Pin/contact assignment information
- Mechanical package drawing

5.1 MAPBGA Production Package 1568-01, 17 x 17 mm, 0.8 Pitch

See [Figure 97](#page-120-0) for the package drawing and dimensions of the production package.

NOTES:

΄5.

- ALL DIMENSIONS IN MILLIMETERS. 1.
- $2.$ DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

Figure 97. Production Package: Mechanical Drawing

5.2.1 MAPBGA Signal Assignments

[Table 85](#page-121-0) lists MAPBGA signals alphabetized by signal name. [Table 86](#page-126-0) shows the signal assignment on the MCIMX35 ball map.

Table 85. Signal Ball Map Locations

Table 86. Ball Map—17 x 17, 0.8 mm Pitch

6 Product Documentation

All related product documentation for the i.MX35 processor is located at http://www.freescale.com/imx.

7 Revision History

[Table 87](#page-127-0) shows the revision history of this document.

Table 87. MCIMX35 Data Sheet Revision History

THIS PAGE INTENTIONALLY LEFT BLANK

THIS PAGE INTENTIONALLY LEFT BLANK

THIS PAGE INTENTIONALLY LEFT BLANK

How to Reach Us:

Home Page: www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCIMX35SR2CEC Rev. 2 2/2009

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see<http://www.freescale.com>or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. ARM is the registered trademark of ARM Limited. ARM7TDMI-S is the trademark of ARM Limited.

© Freescale Semiconductor, Inc. 2008, 2009. All rights reserved.

