

November, 2008

Secure Multicore Solutions (Crypto Acceleration, Deep Packet Inspection, Platform Trust)



PN103

Annie Huang Technical Marketing



Abstract

Multicore embedded processors are designed to deliver new levels of networking performance, while enabling high touch services including security functions such as content scanning and encryption. This presentation will cover the special considerations associated with parallel security processing, as well as the advantages of platform trust in a multicore system.



Who are the Bad Guys and What do They Want?

- The stereotypical attacker of the past (17-yr-old looking to make a name for himself) is being replaced by professional thieves and mercenaries. What motivates them?
- Theft of user data loss of user data to an unauthorized party, where the network's users had a reasonable expectation that such a loss would not occur, resulting in regulatory or reputational loss to the network owner and/or the networking OEM
- Theft of functionality loss of control of the network's functionality, such that users (or network owners) enable features they haven't paid for, or unauthorized parties exploit the network's features to the detriment of authorized users
- Theft of uniqueness loss of product differentiation through reverse engineering, duplication, and unapproved inter-operability



Stopping the Bad Guys

- ► Know your users: Strong Authentication.
- Prevent attackers impersonating or eavesdropping (on) your users.
- Scan the traffic for the signatures of attacks & unauthorized network usage
- Prevent the network itself from being compromised
- Protect your reputation and value add







Crypto Acceleration Technology

Mutual Authentication 101



Alice and Bob advertise their public keys Alice's Public Key = $e_{(A)}$, $N_{(A)}$ Bob's Public Key = $e_{(B)}$, $N_{(B)}$

They also each have a private key that is mathematically related to their public key

> Alice's Private Key = $d_{(A)}$ Bob's Private Key = $d_{(B)}$



Step 1: Generate a unique, unpredictable message (random number)

Step 2: Encrypt the message with Bob's Public Key, and sends to Bob $(Message)^{e_B} \mod N_{e_B}$

Step 3: Bob decrypts the message using his private key $d_{(B)}$ Message = (Message)^{dB} mod N_B

Step 4: Bob encrypt the original message with Alice's Public Key, and sends to Alice $(Message)^{e_A} \mod N_A$

Step 5: Alice decrypts the message using her private key $d_{(A)}$

Message = $(Message)^{d_A} \mod N_A$



User Datagram Protection 101

SSL/TLS



IPsec ESP TUNNEL MODE



Freescale Semiconductor Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.

semiconducto

Who Needs Crypto Acceleration?





Freescale Semiconductor Proprietary Information. Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.

Qorl Q™ P4080 performance targets





Freescale Semiconductor Proprietary Information. Freescale™ and the Freescale logo are trademarks

of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.

SEC 4.0 – Next Gen Security Engine

- Public Key Hardware Accelerators (PKHA)
 - RSA and Diffie-Hellman (to 4096b)
 - Elliptic curve cryptography (1023b)
 - Supports Run Time Equalization
- Data Encryption Standard Accelerators (DESA)
 - DES, 3DES (2K, 3K)
 - ECB, CBC, OFB modes
- Advanced Encryption Standard Accelerators (AESA)
 - Key lengths of 128-, 192-, and 256-bit
 - ECB, CBC, CTR, CCM, GCM, CMAC,
 - OFB, CFB, and XTS
- Message Digest Hardware Accelerators (MDHA)
 - SHA-1, SHA-2 256,384,512-bit digests
 - MD5 128-bit digest
 - HMAC with all algorithms
- ARC Four Hardware Accelerators (AFHA)
 - Compatible with RC4 algorithm
- Kasumi/F8 Hardware Accelerators (KFHA)
 - F8, F9 as required for 3GPP
 - A5/3 for GSM and EDGE
 - GEA-3 for GPRS
- Snow 3G Hardware Accelerators (STHA)
 - Implements Snow 3.0
- CRC Unit
 - CRC32, CRC32C, 802.16e OFDMA CRC
- Random Number Generator, random IV generation
- Header & Trailer off-load for the following Security Protocols:
 - IPSec, 802.1ae, SSL/TLS, SRTP, 802.11i, 802.16e
- Modular & Scalable with simplified device driver





Accelerator Software Interface

SEC Drivers simplified and made common with other peripherals & accelerators

- Advanced programming model uses "Queue Drivers"
- Simplified, software-friendly interface
- Allows easy sharing of SEC by multiple CPUs
- Crypto requests are encoded in architected messages which are placed on queues
- Requests may include reference to existing session context, or include explicit context
- Responses (normal and error) flow back to software using same queue structures
- Provides common mechanism for scheduling and prioritization
- Provides common error reporting mechanism, interrupts for serious hardware errors only













Freescale Semiconductor Proprietary Information. Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.



of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.

semiconducto



Pattern Matching Engine (PME) Technology



Freescale Semiconductor Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.

15

PME 2.0 Block Diagram

Pattern Matching Engine components





Freescale Semiconductor Proprietary Information. Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.

Freescale Pattern Matching Engine Advantages

► Hardware-based, full-featured regular expression pattern matching:

- Supports Perl meta-characters including wildcards, repeats, ranges, anchors, etc.
- Stateful rules:
 - User-defined hardware instructions react to pattern match events (includes changing state, assignments, bitwise operations, addition, subtraction and comparisons)
 - Can be used to correlate patterns, qualify matches (e.g. contextual match) or to track protocol state changes
 - Delays the need for software post-processing
- Improvements over other pattern matching technologies:
 - No pattern "explosion" to support "wildcarding" or case-insensitivity
 - Fast compilation of pattern database
 - Fast incremental additions, only affected pattern records are downloaded
 - Live pattern database update
 - Patterns stored in on-chip tables and main DDR memory, no need for SRAM, RLDRAM.
- Most work performed solely with on-chip tables (external memory access required only to confirm a match)
- Can match patterns across data "work units" or packet boundaries



PME 2.0 Summary

- Derived from MPC8572 PME 1.0:
 - KES with internal hash tables for performance
 - DXE with full support for wildcards, repeats, ranges, captures
 - SRE for executing additional instructions following a match (e.g. contextual matching).
- ► 4x increase in raw performance (2.5→10 Gbps peak search performance)
- 4x increase in number of patterns and stateful rules
 - 16K → 64K total patterns (target)
 - 8K → 32K stateful rules (target)
- Pattern lengths from 1 to 128 bytes
- 256 sets, each with 16 subsets



Key Element Scanning

- Scans for possible matches and filters work to be performed by DXE
- All work performed using on-chip hash tables – no external memory access required
- Creates multiple formats of each incoming data byte



- Original, translated to equivalent, pre-defined category, user-defined category
- Computes a hash for different fingerprint lengths and looks up on-chip hash tables
- A "hit" on one of these hashes results in a second level hash ("confidence" hash) being performed
 - If all levels of hash "hit" then data window is passed to data examination engine
- Scan engine continues as data examination engine checks "possible" matches for a definite match



Data Examination Engine

- Modified NFA invoked only when needed to confirm a match
- Performs complete match for each "possible" match found by KES
- Pattern definitions stored in DRAM
- Incremental updates only affect the changed pattern records
- Implements a significant subset of the regex pattern definition syntax plus many constructs which cannot be expressed in regex
 - · Supports Perl meta-characters and Freescale extensions (for capture)
 - Content can be extracted from data for later comparison
 - ASCII-encoded length fields and counts embedded in data can be extracted and converted to numeric form for later use





Stateful Rule Engine

- User-defined logic reacts to pattern matches detected by the DXE
- Can be used to further qualify the pattern match. For example, only conclude a positive match:
 - If all patterns making up the signature • are found, or
 - If the pattern is matched only within • a certain portion of the data (e.g. URL), or
- If the pattern is matched only within a certain portion of the data whose delineation is specified within the data itself (e.g. within the content portion as specified by the CONTENT LENGTH field previously extracted from the data)

Other uses:

•

- Protocol state tracking (e.g. track the "normal" transitions of SMTP)
- Provide support for "greedy" wildcards (e.g. ABC.*DEF == two patterns tied together by a stateful rule)
- State information stored in DRAM





Scanning Data

► Flow-Aware Scanning:

- Create a (command) frame queue for each new flow to be scanned
- Specify default scanning attributes for that frame queue (set, subset, session ID, result frame queue ID, etc.)
- As packets arrive, append packet to appropriate frame queue, override default scanning attributes as required
- Scan results are appended to result (notification) frame queue
- ► Flow-Agnostic Scanning:
 - Create one or several frame queues (e.g. one per priority)
 - Specify default scanning attributes for each frame queue
 - As packets arrive, append packet to appropriate frame queue, override default scanning attributes as required
 - Scan results are appended to result (notification) frame queue



PME Software Components



Can Incrementally Compile, Send, Add and Load patterns



Freescale Semiconductor Proprietary Information. Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.



Platform Trust Technology



Freescale Semiconductor Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.





Trusted Boot Process





Freescale Semiconductor Proprietary Information. Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.

Secure Storage





Freescale Semiconductor Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.

Secure Boot Chain of Trust

Preamble				
ESBC (T-Uboot) Size				
Device Configuration Data (for use by				
ISBC)				
T-Uboot Signature Pointer				
T-Uboot First Instruction Pointer				
T-Uboot				
	T-Uboot Client Size			
	Device Configuration	Data (for use by T-		
T-Uboot First Instruction	Uboot)			
T-Uboot Client Pointer	T-Uboot Client Signat	ure Pointer		
T-Uboot Signature	I-Uboot Client First Ir	struction Pointer		
	T-Uboot Client			
			Pr	eamble
			N	ext Executable Size
	T-Uboot Client First In	Istruction	0	ptional: Device Configuration Da
	Next Executable Poin	ter	us	e by T-Uboot Client)
	T-Uboot Client Signat	ure	N	ext Executable Signature Pointer
			N	ext Executable First Instruction P
			N	ext Executable



Related Session Resources

Session Location – Online Literature Library

http://www.freescale.com/webapp/sps/site/homepage.jsp?nodeId=052577903644CB

Sessions

Session ID	Title

Demos

Pedestal ID	Demo Title		



Freescale Semiconductor Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.

