XU.J.P

Verilog testbench总结

时钟--------------------------------------------------------------------------------parameterClockPeriod=10;initialbeginforeverClock=#(ClockPeriod/2)~Clock;end--------------------------------------------------------------------------------initialbegi
Baidu
map