[原创].怎样在有限状态机中延时.[FSM][Verilog]
本文借一小例，来示范在FSM中如何延时。案例（1）fsm_with_delay_demo.v001modulefsm_with_delay_demo(002inputCLOCK_50,003inputRST_N,004005out
发表于 2010/6/21 21:15:50
阅读（3237）
所有分类
- Nios II(27)
- Verilog(24)
- Quartus II(14)
- C(6)
- ModelSim(6)
- 基础电路(6)
- Altera/Xilinx/Actel(5)
- Altera(5)
- FPGA(5)
- Memory(5)
- Avalon(4)
- Verilog/VHDL(4)
- Nuvoton(3)
- gcc(3)
- MMC/SD(3)
- 电子电路(3)
- 艾米电子(2)
- Notepad (2)
- 酷软(2)
- LCD(2)
- DE1(2)
- JTAG(2)
- I2C(2)
- 水文(2)
- C51/AVR/STM32/M051/PLC(2)
- LCD/LED/SEG7/Touch/VGA(2)
- STM32(2)
- IAR(2)
- File Systems(2)
- C/C /gcc(2)
- Quartus II/TimeQuest/SignalTap II(2)
- Nios II/SOPC Builder/QSys(1)
- FIFO(1)
- IAR/ICC/MDK(1)
- WPS(1)
- Proteus(1)
- 笔记(1)
- CPLD(1)
- Debussy(1)
- SignalTap(1)
- FSM(1)
- VGA(1)
- Ebooks(1)
- 贴图(1)
- SD Card(1)
- Touch(1)
- PCB(1)
- Motor(1)
- μC/OS-II(0)
- 默认(4)
